V53C256A FAMILY HIGH PERFORMANCE, LOW POWER 256K X 1 BIT FAST PAGE MODE CMOS DYNAMIC RAM

HIGH PERFORMANCE V53C256A	60/60L	70/70L	80/80L	10/10L
Max. RAS Access Time, (t _{RAC})	60 ns	70 ns	80 ns	100 ns
Max. Column Address Access Time, (t _{CAA})	30 ns	35 ns	40 ns	45 ns
Max. CAS Access Time, (t _{CAC})	15 ns	15 ns	20 ns	25 ns
Min. Fast Page Mode Cycle Time, (t _{PC})	45 ns	50 ns	55 ns	60 ns
Min. Read-Write Cycle Time, (t _{RC})	115 ns	130 ns	145 ns	175 ns
LOW POWER V53C256AL	60L	70L	80L	10L
Max. CMOS Standby Current, (I _{DD6})	1.2 mA	1.2 mA	1.2 mA	1.2 mA

Features

- Low power dissipation for V53C256A-10
 - Operating Current—60 mA max.
 - TTL Standby Current—3.5 mA max.
- Low CMOS Standby Current
 - V53C256A—3.0 mA max.
 - V53C256AL—1.2 mA max.
- Read-Modify-Write, RAS-Only Refresh, CASbefore-RAS Refresh capability
- Common I/O capability
- Fast Page Mode operation for a sustained data rate greater than 21 MHz.
- 256 Refresh cycles/4 ms
- Standard packages are 16 pin Plastic DIP and 18 pin PLCC

Description


The Vitelic V53C256A is a high speed 262,144 x 1 bit CMOS dynamic random access memory. Fabricated with Vitelic's VICMOS III technology, the V53C256A offers a combination of size and features unattainable with NMOS technology: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, for the V53C256AL, reduced CMOS standby mode supply current (I_{DDE}).

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random or sequential access of up to 512 bits within a row with cycle times as short as 50 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical timing requirements for fast usable speed. These features make the V53C256 ideally suited for cache based mainframe and mini computers, graphics, digital signal processing and high performance microprocessor systems.

The V53C256AL -10 offers a maximum data retention power of 10 mW when operating in CMOS standby mode and performing RAS-only or CASbefore-RAS refresh cycles. This mode is entered by holding RAS at a voltage greater than V_{pp}-0.2 when it is inactive.

Operating	Package	Outline		Access	Time (ns)		Po	wer	
Temperature Range	Р	J	60	70	80	100	Low	Std.	Temperatur Mark
0°C to 70°C	•	•	•	•	•	<u>.</u>	•	•	Blank

V53C256A Rev.00 June 1990




16 Lead Plastic DIP PIN CONFIGURATION Top View




18 Lead PLCC Package PIN CONFIGURATION Top View

1016 02



LOGIC SYMBOL



Absolute Maximum Ratings*

10°C to +80°C
55°C to +125°C
1.0 V to +7.0 V
1.0 V to +7.0 V
50 mA
1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

Capacitance*


 $T_{A} = 25^{\circ}C, V_{DD} = 5 V \pm 10\%, V_{SS} = 0 V$

Symbol	Parameter	Тур.	Max.	Unit
C _{IN1}	Address, D _{IN}	3	4	pF
C _{IN2}	RAS, CAS, WE	4	5	pF
COUT	D _{OUT}	4	6	pF

*Note: Capacitance is sampled and not 100% tested

V53C256A

Block Diagram



2



DC and Operating Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 5 V \pm 10\%$, $V_{SS} \pm 0 V$, unless otherwise specified.

		-	V530	256A	V53C	256AL	11-1-1-1	Test Conditions	Notes
Symbol	Parameter	Parameter Access Time Min.		Max.	Min.	Max.	Unit	Test Conditions	Notes
ł _{LI}	Input Leakage Current (any input pin)		-10	10	-10	10	μA	$V_{SS} \le V_{IN} \le V_{DD}$	
I _{LO}	Output Leakage Current (for High-Z State)		-10	10	-10	10	μΑ	$V_{SS} \le D_{OUT} \le V_{DD}$ RAS, CAS at V_{IH}	
		60		80		80			
I _{DD1}	V _{DD} Supply Current,	70		70		70			
ועטי	Operating	80		65		65	mA	t _{RC} = t _{RC} (min.)	1,2
		100		60		60			
I _{DD2}	V _{DD} Supply Current, TTL Standby			3.5		2.0	mA	$\overline{RAS}, \overline{CAS}$ at V_{IH} other inputs $\ge V_{SS}$	
		60	·	80		80			
I.	V _{DD} Supply Current,	70		70		70	-		
1 DD3	RAS-Only Refresh	80	<u> </u>	60	+	60	mA	t _{BC} = t _{BC} (min.)	2
		100		50	<u> </u>	50	1		
	V _{DD} Supply Current,	60		50		50			
DD4	Fast Page Mode	70		45	1	45			
	Operation	80	-	40		40	mA	Minimum Cycle	1,2
		100	1	35	1	35			
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled			4		2.5	mA	RAS=V _{IH} , CAS=V _{IL} other inputs ≥ V _{SS}	1
IDD6	V _{DD} Supply Current, CMOS Standby			3		1.2	mA	$\label{eq:rescaled_response} \begin{split} \overline{RAS} &\geq V_{DD} = 0.2 \ V, \\ \overline{CAS} &= V_{IH'} \\ \text{other inputs} &\geq V_{SS} \end{split}$	
V _{IL}	Input Low Voltage (all inputs)		-1	0.8	-1	0.8	v		3
v _{iH}	Input High Voltage (all inputs)		2.4	V _{DD} +1	2.4	V _{DD} +1	V		3
V _{OL}	Output Low Voltage			0.4		0.4	v	I _{OL} = 4.2 mA	
v _{он}	Output High Voltage		2.4		2.4		v	I _{OH} = -5 mA	



AC Characteristics

 $\rm T_{A}$ = 0°C to 70°C, $\rm V_{DD}$ = 5 V ±10%, $\rm V_{SS}$ = 0 V, unless otherwise noted

#	JEDEC	Cumbel	Bererreter	60	60L	70/	70L	80	80L	10/10L			
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t _{RL1RH1}	^t RAS	RAS Pulse Width	60	75K	70	75K	80	75K	100	75K	ns	
2	t _{RL2RL2}	t _{RC}	Read or Write Cycle Time	115		130		145		175		ns	
3	t _{RH2RL2}	t _{RP}	RAS Precharge Time	45		50		55		65		ns	
4	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0		0		0		0		ns	
5	t _{RL1AX}	t _{RAH}	Row Address Hold Time	10		15		15		15		ns	
6	t _{AVRH1}	t _{CAR}	Column Address to RAS Setup Time	30		35		40	-	45		ns	
7	t _{RL1AV}	t _{RAD}	RAS to Column Address Delay Time	15	30	20	35	20	40	20	55	ns	4
8	tAVCL2	^t ASC	Column Address Setup Time	0		0		0		0		ns	
9	t _{CL1AX}	t _{cah}	Column Address Hold Time	10		15		15		20		ns	
10	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay	20	45	25	55	25	60	25	75	ns	5
11	t _{RL1QV}	t _{rac}	Access Time from RAS		60		70		80		100	ns	6,7,8
12	t _{AVQV}	^t caa	Access Time from Column Address		30		35		40		45 15	ns	8,9,
13	t _{CL1QV}	^t cac	Access Time from CAS		15		15		20		25	ns	8,15
14	^t CL1CH1(R)	^t CAS(R)	CAS Pulse Width in Read Cycle	15	75K	15	75K	20	75K	25	75K	ns	
15	t _{CL1RH1(R)}	^t RSH(R)	RAS Hold Time (Read Cycle)	15		15		20		25		ns	
16	twH2CL2	^t RCS	Read Command Setup Time	0		0		0		0		ns	
17	t _{CH2WX}	t _{RCH}	Read Command Hold Time Referenced to CAS	0		5		5		5		ns	10
18	t _{RH2WX}	t _{RRH}	Read Command Hold Time Referenced to RAS	5		5		5		5		ns	10
19	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	10		15		15		15		ns	
20	^t снгах	^t OFF	Output Buffer Turn Off Delay	Ð	15	0	15	0	20	0	25	ns	11



AC Characteristics (Cont'd.)

			.	60/	0/60L 70/70L		80/	80L	10/10L		Unit	Notes	
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		NOLES
21	t _{CH2QV}	^t он	Data Hold Time from CAS	0		0		0		0		ns	11
22	twL1WH1	t _{wP}	Write Pulse Width	10		15		15		20		ns	
23	tCH2CL2	^t CP	CAS Precharge Time	10		15		15		20		ns	
24	^t RL1AX	t _{AR}	Column Address Hold Time from RAS	50		55		60		70		ns	
25	^t CL1CH1(W)	t _{CAS(W)}	CAS Pulse Width in Write Cycle	20		20		25		30		ns	
26	^t CL1RH1(W)	^t RSH(W)	RAS or CAS Hold Time in Write Cycle	20		25		25		30		ns	
27	^t RL1WH1	^t wcr	Write Command Hold Time from RAS	50		55		60		70		ns	
28	twL1CL2	twcs	Write Command Setup Time	0		0		0		0		ns	12,13
29	t _{CL1WH1}	^t wcн	Write Command Hold Time	10		15		15		20		ns	
30	t _{DVWL2}	t _{DS}	Data In Setup Time	0		0		0		0		ns	14
31	t _{wH1DX}	^t DH	Data in Hold Time	15		15		15		20		ns	14
32	^t RL1DX	t _{DHR}	Data In Hold Time Referenced to RAS	50		55		60		70		ns	
33	^t RL2RL2 (RMW)	t _{RWC}	Read-Modify-Write Cycle Time	140		155		175		210		ns	
34	t _{RL1RH1} (RMW)	t _{RRW}	Read-Modify-Write Cycle RAS Pulse Width	85		95		110		135		ns	
35	t _{RL1WL2}	^t rwD	RAS to WE Delay In Read-Modify-Write Cycle	60		70		80		100		ns	12
36	t _{CL1WL2}	^t cwD	CAS to WE Delay	15		15		20		25		ns	12
37	t _{AVWL2}	tawd	Column Address to WE Delay	30		35		40		45		ns	12
38	t _{CH2QV}	^t CAP	Access Time from Column Precharge		40		45		50		55	ns	15
39	t _{CL2CL2(R)}	t _{PC}	Fast Page Mode Read or Write Cycle Time	45	;	50		55		60		ns	



AC Characteristics (Cont'd.)


#	JEDEC	Symbol	Parameter	60/	60L	70/	70L	80/	80L	10/	10L		Notes
*	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
40	t _{CL2CL2} (RMW)	^t рсм	Fast Page Mode Read- Modify-Write Cycle Time	70		75		85		95		ns	
41	twL1RH1	t _{RWL}	Write Command to RAS Lead Time	20	5	20		25		30		ns	
42	t _{WL1CH1}	^t cw∟	Write Command to CAS Lead Time	20		20		25		30		ns	
43	tRH2CL2	t _{RPC}	RAS to CAS Precharge Time	o		0		0		0		ns	
44	t _{CL1RL2}	^t csr	CAS Setup Time CAS-before-RAS Refresh	10		10		10		10		ns	
45	t _{RL1CH1}	t _{CHR}	CAS Hold Time CAS-before-RAS Cycle	15		20		25		30		ns	
46	t _{RL1CH1}	t _{сsн}	CAS Hold Time	60		70		80		100		ns	
47	t _T	t _T	Transition Time (Rise and Fall)	3	25	3	25	3	25	3	25	ns	16
		t _{RI}	Refresh Interval (256 Cycles)	4			4		4		4	ms	17

VITELIC


- Notes:
 - I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD} (max.) is measured with the output open.
 - I_{DD} is dependent upon the number of address transitions. Specified I_{DD} (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
 - Specified V_{IL} (min.) is steady state operation. During transitions, V_{IL} (min.) may undershoot to −1.0 V for periods not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) ≥ V_{SS} and V_{IH} (max.) ≤ V_{DD}.
 - 4. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
 - t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) and t_{RAD} (max.) limits ensure that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC}.
 - 6. Assumes that $t_{RAD} \le t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
 - 7. Assumes that $t_{RCD} \le t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
 - 8. Measured with a load equivalent to two TTL inputs and 100 pF in parallel.
 - 9. Assumes that $t_{BAD} \ge t_{BAD}$ (max.).
 - 10. Either $t_{\rm BBH}$ or $t_{\rm BCH}$ must be satisfied for a Read Cycle to occur.
 - 11. t_{OFF} and t_{ON} define the time at which D_{OUT} reaches an open circuit condition and are not referenced to the output voltage levels.
 - 12. $t_{\text{WCS}}, \; t_{\text{RWD}}, t_{\text{AWD}} \; \text{ and } t_{\text{CWD}} \; \text{are not restrictive operating parameters.}$
 - 13. twcs (min.) must be satisfied in an Early Write Cycle.
 - 14. t_{DS} and t_{DH} are referenced to the later occurance of \overline{CAS} or \overline{WE} .
 - 15. Access time is determined by the longer of t_{CAA}, t_{CAC}, or t_{CAP}.
 - 16. t_T is measured between V_{IH} (min.) and V_{1L} (max.). AC measurements assume t_T = 5 ns.
 - 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

V53C256A

Waveforms of Read Cycle




Waveforms of Early Write Cycle






Waveforms of Read-Modify-Write Cycle




Waveforms of RAS-Only Refresh Cycle




V53C256A

Waveforms of CAS-before-RAS Refresh Cycle




Waveforms of Hidden Refresh Cycle (Read)






Waveforms of Hidden Refresh Cycle (Write)



V53C256A




Waveforms of Fast Page Mode Read Cycle


* Valid Data








V53C256A



Waveforms of Fast Page Mode Read-Modify-Write Cycle



Waveforms of Refresh Counter Test Cycle



Functional Description

The V53C256A is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C256A reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address flows through an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the presice time that the CAS edge occurs, the delay from RAS to CAS has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing \overrightarrow{RAS} low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A read cycle is performed by holding the Write Enable (WE) signal high during a RAS/CAS operation. The column address must be held for a minimum time specified by t_{AR} . Data Out becomes valid only when t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between t_{RAC} , t_{CAA} and t_{CAC} . For example, the access time is limited by t_{CAA} when t_{RAC} (min.) and t_{CAC} (min.) are both satisfied.

Write Cycle

A write cycle is performed by taking \overline{WE} and \overline{CAS} low during a \overline{RAS} operation. The column address is latched by \overline{CAS} . The write can be \overline{WE} controlled or \overline{CAS} controlled depending on whether \overline{WE} or \overline{CAS} falls later. Consequently, the input data must be valid at or before the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. In the \overline{CAS} -controlled write cycle when the leading edge of \overline{WE} occurs prior to the \overline{CAS} low transition, the output (D_{OUT}) pin will be in the High-Z state at the beginning of the Write function. Ending the write with \overline{RAS} or \overline{CAS} will maintain the output in the High-Z state.

Refresh Cycle

To retain data, 256 refresh cycles are required in each 4 ms period. There are two ways to refresh the memory:

- By clocking each of the 512 row addresses (A₀ through A₇) with RAS at least once every 4 ms. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C256A will use the output of an internal 8-bit counter as the source of row addresses and ignore external address inputs.

A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter. The user can use the counter test mode to write consecutive data patterns (256 write cycles) and then verify the written data by applying 256 consecutive read cycles. In this mode, the V53C256A ignores external row/column addresses and takes the output from the internal counter instead.

Data Retention Mode

The V53C256A offers a CMOS standby mode that is entered by causing the RAS clock to swing between a valid V_{IL} and an "extra high" V_{IH} within 0.2 V of V_{DD}. While the RAS clock is at the "extra high" level, the V53C256A power consumption is reduced to the low I_{DD6} level. Overall I_{DD} consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{RC}) \times (I_{DD1}) + (t_{RX} - t_{RC}) \times (I_{DD6})}{t_{RX}}$$

Where
$$t_{RC}$$
 = Refresh Cycle Time t_{RX} = Refresh Interval / 256



Fast Page Mode Operation

Fast Page Mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high.

Thus, access begins at the occurance of a valid column address rather than at the falling edge of \overline{CAS} , eliminating t_{ASC} and t_{T} from the critical timing path. \overline{CAS} latches the address into the column address buffer and acts as on output enable.

During Fast Page Mode operation, Read, Write, Read-Modify-Write, or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of \overline{CAS} , the access time is determined by the by the \overline{CAS} rising edge. If the column address is valid after the rising edge of \overline{CAS} , the access is timed from the occurrance of the valid address and is specified by t_{CAA} . In both cases, the falling edge of \overline{CAS} latches the address and enables the output.

Fast Page Mode provides a sustained data rate of over 19 MHz for applications that require high data rates like bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the data rate:

	512
Data Rate =	
	t _{ec} + 511 x t _{ec}

V53C256A

Data Output Operation

The V53C256A Data Output pin (D_{OUT}) has a three-state capability and is controlled by CAS. When CAS is high $(\ge V_{IH})$, the output is in the High-Z state. Table 1 summarizes the D_{OUT} states possible for various memory cycles.

Power-On

After application of the V_{DD} an initial pause of 200 μ s is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval). During Power-On, the V_{DD} current requirement of the V53C256A is dependent on the input levels of RAS and CAS. If RAS is low during power on, the device will go into an active cycle and I_{DD} will exhibit current transients. It is recommended that RAS and CAS track with V_{DD} or be held at a valid V_{IH} during Power-On to avoid current surges.

Table 1. Vitelic V53C256A Data Output

Operation for Various Cycle Types

Cycle Type	D _{OUT} State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	Active, not valid
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z