NOVEMBER 1985-REVISED APRIL 1988

This Data Sheet is Applicable to All TMS27C64s and TMS27PC64s Symbolized with Code "A" as Described on Page 12.

- Organization . . . 8K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K MOS ROMs. PROMs. and EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

VCC ±5%	VCC ±10%	
'27C64-100		100 ns
'27C/PC64-120	'27C/PC64-12	120 ns
'27C/PC64-1	'27C/PC64-15	150 ns
'27C/PC64-2	'27C/PC64-20	200 ns
'27C/PC64	'27C/PC64-25	250 ns

- Power Saving CMOS Technology
- Very High-Speed SNAP! Pulse Programming or Fast Programming Algorithms
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
  - Active . . . 158 mW Worst CaseStandby . . . 1.4 mW Worst Case
  - (CMOS Input Levels)
    PEP4 Version Available with 168 Hou
- PEP4 Version Available with 168 Hour Burn-In, and also Extended Guaranteed Operating Temperature Ranges

J & N PACKAGE (TOP VIEW)
VPP   1

	PIN NOMENCLATURE								
A0-A12	Address Inputs								
Ē	Chip Enable Power Down								
ਫ	Output Enable								
GND	Ground								
NC	No Connection								
NU	Make No External Connection								
PGM	Program ·								
Q1-Q8	Outputs								
Vcc	5-V Power Supply								
VPP	12-13 V Programming Power Supply								

#### description

The TMS27C64 series are 65,536-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC64 series are 65,536-bit, one-time, electrically programmable read-only memories.

These devices are fabricated using power saving CMOS technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C64 and the TMS27PC64 are pin compatible with 28-pin 64K MOS ROMs, PROMs, and EPROMs.

PRODUCTION DATA decuments contain information current as of publication deta. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

6-55

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

6

EPROMs/PROMs/EEPROMs

The TMS27C64 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C64 is available with two guaranteed temperature ranges of 0°C to 70°C and -40°C to 85°C (TMS27C64-\_\_JL and TMS27C64-\_\_JE, respectively). The TMS27C64 is also offered with 168-hour burn-in on both temperature ranges (TMS27C64-\_\_JL4 and TMS27C64-\_\_JE4, respectively). (See table below).

The TMS27PC64 PROM is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27PC64 is guaranteed for operation from 0°C to 70°C.

All package styles conform to JEDEC standards.

EPROM	TEMPERAT	R OPERATING TURE RANGES PEP4 BURN-IN	SUFFIX FOR PEP4  168 HR. BURN-IN  VS TEMPERATURE RANGES				
1	0°C to 70°C   -40°C to 85°C		0°C to 70°C	-40°C to 85°C			
TMS27C64-XXX	JL	JE	JL4	JE4			

These EPROMs and PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 12-13 V supply is needed for programming. All programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a Vpp of 12.5 V and a VCC of 6.0 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a Vpp of 13.0 V and a VCC of 6.5 V for a nominal programming time of one second. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V for Fast, or 13.0 V for SNAPI Pulse) and 12 V on A9 for signature mode.



				MODE				
FUNCTION	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	_	ature ode
E	VIL	VIL	ViH	VIL	VIL	VIH		IL
G	VIL	VIH	χ <sup>†</sup>	VIH	VIL	x	v	iL
PGM	VIH	ViH	x	VIL	VIН	×	v	iH
V <sub>PP</sub>	Vcc	Vcc	Vcc	Vpp	VPP	Vpp	V	cc
Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	vcc	V	СС
A9	, x	×	×	х	×	×	VH‡	∨ <sub>H</sub> ‡
AO	х	х	х	×	х	×	VIL	VIH.
1	· · · · · · · · · · · · · · · · · · ·	†	<u> </u>	1		1	CC	DE
Q1-Q8	POUT	HI-Z	HI-Z	DIN	POUT	HI-Z	MFG	DEVICE
						İ	97	07

 $<sup>{}^{\</sup>dagger}X$  Can be V<sub>IL</sub> or V<sub>IH</sub>.  ${}^{\ddagger}V_{H} = 12 \text{ V} \pm 0.5 \text{ V}.$ 

### read/output disable

When the outputs of two or more TMS27C64s or TMS27PC64s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 through Q8.

#### latchup immunity

Latchup immunity on the TMS27C64 and TMS27PC64 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

#### power down

Active I<sub>CC</sub> current can be reduced from 30 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure (TMS27C64)

Before programming, the TMS27C64 EPROM is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic Os are programmed into the desired locations. A programmed logic 0 can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter.



A typical 12-milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C64, the window should be covered with an opaque label.

#### initializing (TMS27PC64)

The one-time programmable TMS27PC64 PROM is provided with all bits in the logic 1 state, then logic 0s are programmed into the desired locations. Logic 0s programmed into a PROM cannot be erased.

#### SNAP! Pulse programming

The 64K EPROM and PROM can be programmed using the TI SNAPI Pulse programming algorithm illustrated by the flowchart of Figure 1, which can reduce programming time to a nominal of one second. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds ( $\mu$ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100  $\mu$ s pulses per byte are provided before a failure is recognized.

The programming mode is achieved when Vpp = 13.0 V,  $V_{CC}$  = 6.5 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC}$  = Vpp = 5 V.

#### Fast programming

The 64K EPROM and PROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q1 through Q8. Once addresses and data are stable,  $\overline{PGM}$  is pulsed. The programming mode is achieved when VPP = 12.5 V, VCC = 6.0 V,  $\overline{G}$  = V<sub>IH</sub>, and  $\overline{E}$  = V<sub>IL</sub>. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Fast programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $V_{CC} = 12.5 \text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{CC} = 5 \text{ V}$ .

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  or  $\overline{PGM}$  pin.

#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{|L}$ ,  $\overline{E} = V_{|L}$ , and  $\overline{PGM} = V_{|H}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0; i.e., A0 = V<sub>IL</sub> accesses the manufacturer code, which is output on Q1-Q8; A0 = V<sub>IH</sub> accesses the device code, which is output on Q1-Q8. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for these devices is 97, and the device code is 07.



FIGURE 1. SNAP! PULSE PROGRAMMING FLOWCHART








FIGURE 2. FAST PROGRAMMING FLOWCHART

#### logic symbols†





<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J and N packages illustrated.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

and the second s	001/1.71/
Supply voltage range, VCC (see Note 1)	U.6 V to / V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)	V to VCC + 1 V
Operating free-air temperature range ('27C64JL and JL4; '27PC64NL)	0°C to 70°C
Operating free-air temperature range ('27C64 JE and JE4)	-40°C to 85°C
Storage temperature range	-65°C to 150°C

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



6

## TMS27C64 65,536-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

#### recommended operating conditions

				'27( '27( '27(	64-100 c/PC64- c/PC64- c/PC64- c/PC64	120 1	'27C/PC64-12 '27C/PC64-15 '27C/PC64-20 '27C/PC64-25		UNIT	
		•		MIN	NOM	MAX	MIN NOM MAX			
		Read mode (see No	te 2)	4.75	5	5.25	4.5	5	5.5	V
v <sub>CC</sub> s	Supply voltage	pply voltage Fast programming algorithm  SNAP! Pulse programming algorithm		5.75	6	6.25	5.75	6	6.25	V
				6.25	6.50	6.75	6.25	6.5	6.75	٧
		Read mode (see Note 3) Fast programming algorithm		V <sub>CC</sub> -0.6		V <sub>CC</sub> + 0.6	V <sub>CC</sub> -0.6	.\	CC+0.6	V
V	Supply voltage			12	12.5	13	12	12.5	13	V
VPP	Supply Voltage	SNAP! Pulse progra		12.75	13	13.25	12.75	13	13.25	V
-			TTL	2		V <sub>CC</sub> +1	2		Vcc+1	٧
VιΗ	High-level input	voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V
			TTL	-0.5		0.8	-0.5		0.8	·V
VIL	VIL Low-level input voltage		CMOS	-0.5		0.2	-0.5		0.2	٧
TA Operating free-air temperature (see table, page 2)			table, p	age 2)	(see ta	ble, pag	e 2)	°C		

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or V<sub>CC</sub> is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

### electrical characteristics over full ranges of recommended operating conditions

	PARAMET	ER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH High-level output voltage		I <sub>OH</sub> = -2.5 mA					>
		I <sub>OH</sub> = -20 μA	Vcc-0	0.1		>	
			I <sub>OL</sub> = 2.1 mA			0.4	٧
VOL	Low-level output voltage	·	1 <sub>OL</sub> = 20 μA			0.1	٧
lı	Input current (leakage)		V <sub>I</sub> = 0 V to 5.5 V			±1	μΑ
<u>''</u> 'O	Output current (leakage)		Vo = 0 V to Vcc			± 1	μΑ
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V		11	10	μΑ
IPP2		ng program pulse)	Vpp = 13 V		35	50	mA
	VCC supply current	TTL-input level	V <sub>CC</sub> = 5.5 V, <del>E</del> = V <sub>IH</sub>		250	500	μΑ
ICC1	(standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V, E = V <sub>CC</sub>		100	250	μΑ
lCC2	VCC supply current (act	ive)	V <sub>CC</sub> = 5.5 V, E = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open		15	30	mA

 $<sup>^{\</sup>dagger}$ Typical values are at  $T_{A} = 25\,^{\circ}$ C and nominal voltages.

## capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz		6	10	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz		10	14	pF

<sup>†</sup>Typical values are at TA = 25 °C and nominal voltages.

<sup>‡</sup>Capacitance measurements are made on sample basis only.



#### switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)	<sup>27C64-100</sup>		′27C64-100				l		'27C/PC		'27C/P	C64-1 C64-15	UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX							
ta(A)	Access time from address			100		120		150	ns						
ta(E)	Access time from chip enable			100		120		150	ns						
ten(G)	Output enable time from G	C <sub>L</sub> = 100 pF,		50		55		75	ns						
<sup>t</sup> dis	Output disable time from G or E, whichever occurs first	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	40	0	45	0	60	ns						
t <sub>V</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first †	Input t <sub>f</sub> ≤20 ns	0		0		0		ns						

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)		'27C/PC64-2 '27C/PC64-20		'27C/PC64 '27C/PC64-25	
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address	· · · · · · · · · · · · · · · · · · ·		200		250	ns
ta(E)	Access time from chip enable			200		250	ns
ten(G)	Output enable time from G	$C_L = 100 pF$ ,		75		100	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first $^{\dagger}$	1 Series 74 TTL Load, Input $t_r \le 20$ ns,	0	60	0	60	ns
t <sub>V</sub> (A)	Output data valid time after change of address, $\vec{E}$ , or $\vec{G}$ , whichever occurs first $^{\dagger}$	Input t <sub>f</sub> ≤20 ns	0		0		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not 100% tested.

### switching characteristics for programming: $V_{CC}=6$ V and $V_{PP}=12.5$ V (Fast) or $V_{CC}=6.50$ V and $V_{PP}=13.0$ V (SNAP! Pulse), $T_{A}=25$ °C (see Note 4)

				MAX	UNIT
<sup>t</sup> dis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G			150	ns

NOTES: 4. For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0. (Reference page 10.)

5. Common test conditions apply for tdis except during programming.



6

			MIN	NOM	MAX	UNIT
		Fast programming algorithm	0.95	1	1.05	ms
tw(IPGM)	Initial program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μ8
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time		2			#8
t <sub>su(E)</sub>	E setup time		2			μ8
t <sub>su(G)</sub>	G setup time		2			μS
t <sub>su(D)</sub>	Data setup time		2			µ8
t <sub>su(VPP)</sub>	Vpp setup time		2			μ8
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time		2			#8
th(A)	Address hold time					μ8
th(D)	Data hold time		2			μS

NOTE 4: For all switching characteristics the input pulse levels are 0.40 V to 2.4 V. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 (reference below).

### PARAMETER MEASUREMENT INFORMATION






FIGURE 3. OUTPUT LOAD CIRCUIT

#### AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both outputs.

> INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001



 $^{\dagger}$ t<sub>dis(G)</sub> and t<sub>en(G)</sub> are characteristics of the device but must be accommodated by the programmer.  $^{\ddagger}$ 12.5 V Vpp and 6.0 V V<sub>CC</sub> for Fast programming; 13.0 V Vpp and 6.5 V V<sub>CC</sub> for SNAPI Pulse programming.

4h(D)

tw(IPGM) tw(FPGM)

**PGM** 



t<sub>su(G)</sub>

n(G) <sup>†</sup>

6-65


 $v_{\text{fL}}$ 

VIH

VIL

٧щ ٧IL

This data sheet is applicable to all TI TMS27C64 CMOS EPROMs and TMS27PC64 PROMs with the data sheet revision code "A" as shown below.



6

TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

#### TYPICAL TMS27C/PC64 CHARACTERISTICS

