## 2K BIT SERIAL 2 WIRE BUS CMOS EEPROM

PRELIMINARY DATA

## - $256 \times 8$ SERIAL EEPROM

- SINGLE +5V ONLY OPERATION
- COMPATIBLE WITH THE INTER-INTEGRATED-CIRCUIT BUS
- FULLY TTL COMPATIBLE INPUTS AND OUTPUTS
- UNLIMITED READ ACCESSES
- ESD PROTECTION: INPUTS ARE DESIGNED TO MEET 2.0 KV PER TEST METHOD 3015, MIL-STD 883
- HIGHLY RELIABLE N-WELL CMOS TECHNOLOGY
- DESIGNED FOR 10 YEAR DATA RETENTION AFTER 10000 ERASE/WRITE CYCLE PER WORD
- 0 TO + $70^{\circ} \mathrm{C}$ OPERATING AMBIENT TEMPERATURE RANGE.
- $-40 \mathrm{TO}+85^{\circ} \mathrm{C}$ EXTENDED TEMPERATURE RANGE


## DESCRIPTION

The ST24C02 is a 2 K EEPROM manufactured in SGS-THOMSON highly reliable CMOS technology. The key features of this device are +5 volt only operation and inter-integrated circuit bus compatibility. This revolutionnary bus provides the facilities of a local area network within a single system or equipment. Each IC serves as both transmitter and receiver in the synchronous data transfer of in the bus protocol. Up to eight ST24C02s may be capacitance).
Chip select is accomplished by means of the three address inputs $A_{0}, A_{1}$ and $A_{2}$. Each of these inputs must be connected externally to either +5 V or GND and each chip is then selected through software by placing its 3 bit chip select address on the serial data input the (SDA) at the appropriate time in the bus protocol. Up to eight TS24C02s may be connected to the serial bus.

## PIN CONNECTIONS



## PIN NAMES

| $A_{0}-A_{1}-A_{2}$ | CHIP ADDRESS INPUTS |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{SS}}$ | GROUND |
| $\mathrm{S}_{\mathrm{DA}}$ | SERIAL DATA/ADDRESS, INPUT/OUTPUT |
| $\mathrm{S}_{\mathrm{CL}}$ | SERIAL CLOCK INPUT, ERASE/WRITE |
| $\mathrm{V}_{\mathrm{CC}}$ | +5 V POWER SUPPLY |

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Characteristic | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | -0.3 |  | 7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage on any input pin | $\mathrm{V}_{\mathrm{SS}}-0.8$ |  | $\mathrm{~V}_{\mathrm{DD}}+0.8$ | V |
| $\mathrm{~T}_{\mathrm{A}}(1)$ | Ambient operating temperature | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {SIG }}$ | Storage temperature (unpowered and without <br> data retention) | -65 |  |  |  |
| $\mathrm{I}_{\mathrm{I}}$ | Current into any input pin |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{O}}$ | Output current |  |  | 100 | $\mu \mathrm{~A}$ |
|  |  |  | 3 | mA <br> $(S I N K)$ |  |

Note: 1. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for extended temperature range

* Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions, or any other condition outside those indicated in the operational sections of this specification, is not implied.


## CHARACTERISTICS OF THE 2-WIRE BUS

This bus is intended for communication between different ICs. It consists of two bidirectional lines: one for data signals (SDA) and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pullup resistor.
The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpretated as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.

Start Data Transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines the START condition.

Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock is HIGH, defines the STOP condition.
Data valid: The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line may be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition; the number of the data bytes, transferred between the start and stop conditions is limited to eight bytes in the ERASE + WRITE mode and is not limited in the READ mode. The information is transmitted bytewise and each receiver acknowledges with a ninth bit.

Whithin the bus specifications a low speed mode ( 2 KHz clock rate) and a high speed mode ( 100 KHz clock rate) are defined. The ST 24C02 works in both modes By definition a device that gives out a message is called "transmitter", the receiving device that gets the message is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves".

Acknowledge: Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clockpulse in such a way that the SDA line is stable LOW during the high period of the acknowledge related -clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line HIGH to enable the master to generate the STOP condition.

Figure 1 attached shows the typical manner in which the ST24C02 is interfaced to the bus. For purposes of illustration chip address, A2A1A0 = 100 is shown. This is only one of eight possible addresses since up to eight ST24C02s can be connected to the bus of a single system. The erase/write cycle time of this device T E/W is determinated internally.

FIG. 1-TYPICAL INTERFACE


FIG. 2A - DATA TRANSFER SEQUENCE OF THE SERIAL BUS


S-10581

FIG. 2B - ACKNOWLEDGEMENT


FIG. 2C - BUS TIMING REQUIREMENTS


## ELECTRICAL CHARACTERISTICS

Standard conditions (unless otherwise moted)
$V_{S S}=0 V$ (GND)
$V_{C C}=+5 \pm 10 \%$ volts
Ambient Operating Temperature $\left(T_{A}\right): 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (commercial) $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (industrial)

Data labeled "typical" is presented for design guidance only and is not guaranteed.

SGS-THOMSON makes no warranty, expressed or implied, as to the merchantability of fitness for a particular purpose of this device or its software supplied to the customer.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IDDR | Operating supply current READ MODE |  |  |  | 1 | mA |
| IDDW | Operating supply current WRITE/ERASE Mode |  |  |  | 3 | mA |
| IDDO | Operating supply current STANDBY mode (CMOS input) |  |  |  | 0.1 | mA |
| IIL | Input leakage current ( $A_{0}, A_{1}, A_{2}, S C L$ pins) |  |  |  | 10 | $\mu \mathrm{A}$ |
| IOH | Output leakage current HIGH |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | SCL input and SDA input/output pins: High level input voltage |  | 3.0 |  | $V_{D D}+0.8$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} \mathrm{~V} \mathrm{DD}^{2}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | ( $A_{0}, A_{1}, A_{2}$ pins) | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage | ( $A_{0}, A_{1}, A_{2}$ pins) | -0.3 |  | 0.5 | V |

## ELECTRICAL CHARACTERISTICS

AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ${ }_{\text {f SCL }}$ | SCL clock frequency |  | 0 |  | 100 | KHz |
| tow | The LOW period of the clock |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | The HIGH period of the clock |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| $t_{R}$ | SDA and SCL rise time |  |  |  | 1 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{F}}$ | SDA and SCL fall time |  |  |  | 300 | $\mu \mathrm{s}$ |
| $t_{A A}$ | SCL low to SDA data out |  | 0.3 | 1.5 | 3.5 | $\mu \mathrm{s}$ |
| thD:STA | START condition hold time. After this period the first clock pulse is generated |  | 4.0 |  |  | $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ SU:STA | Setup time for start condition (only relevant for a repeated start condition) |  | 4.7 |  |  | $\mu \mathrm{S}$ |
| tsu:DAT | Data set-up time |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {HD: }}$ DAT | Data hold time |  | 0 |  |  | $\mu \mathrm{S}$ |
| TSU:STO | STOP condition set-up |  | 4.7 |  |  | $\mu \mathrm{S}$ |
| tbuF | - Time the bus must be free before a new transmission can start |  | 4.7 |  | \% | $\mu \mathrm{S}$ |
| TE/W | Erase/Write cycle time (per word) |  |  |  | 10 | ms |
| $N_{E / W}$ | Endurance (number of erase/write cycles) |  |  |  | 10000 | $\begin{aligned} & \text { E/W } \\ & \text { cycles } \end{aligned}$ |
| $\mathrm{t}_{5}$ | Data retention time |  | 10 |  |  | Years |
| $C_{1}$ | Input capacitance on SCL, SDA | 4. |  |  | 7 | pf |
| T | Noise suppresion time constant at SCL and SDA input |  | 0.25 | 0.5 | 1.0 | $\mu \mathrm{S}$ |

Notes: 1. All values referred to $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels
2. Note that a transmitter must internally provide at least time to bridge the undefined region (max. 300 ns ) of the edge of SCL.

## INTER INTEGRATED CIRCUIT BUS PROTOCOL

The following is a condensed description of each mode of operation.
Chip address (slave address) allocation: The three chip address inputs of each ST24C02 ( $\mathrm{A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}$ ) must be externally connected to either $+5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{cc}}\right)$ or ground ( $\mathrm{V}_{\mathrm{SS}}$ ) thereby assigning to each ST24C02 a unique three-bit chip address. Up to eight ST24C02s may be connected to the serial bus. Chip selection is then accomplished thrcugh software by setting the least significant three bits of the slave address to the corresponding hardwired logic levels of the selected ST24C02. The correct bus protocol is shown in figure 3.

## Erase/Write Mode:

In this mode the master transmitter transmits to the ST24C02 slave receiver. Bus protocol is shown in figure 4. Following the START condition and slave address, a logic $0(R / W=0)$ is placed on the bus and indicates to the addressed device that word address An will follow and is to be written to the on-chip address pointer. The data word to be written to the nonvolatile memory is strobed in next, and is loaded in the data register. Another 7 data bytes may be strobed in following this in the data register. In the erase/write mode no more than 8 successive data bytes may be strobed into the ST24C02 (Fig. 4a). The ST24C02 slave receiver will send an acknowledge bit to the master transmitter after it has received the slave address and again after it has received the word address and each data byte.
After the STOP condition the Erase/Write cycle starts. Its duration is at most 10 ms per data byte. After the receipt of each word, the three low order address bits are internally incremented by one. The high order five bits of the word address remain constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will "roll over" and the previously written data will be overwritten. As with the by
te write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 6 for the address, acknowledge and data transfer sequence.

## Read mode:

In this mode the master reads the ST24C02 slave after setting the slave address. See figure 5 . Following the write mode control bit ( $\mathrm{R} / \mathrm{W}=0$ ) and the acknowledge bit, the word address An is written to the on-chip address pointer. Next the START condition and slave address are repeated followed by the READ mode control bit (R/W=1). At this point the master transmitter becomes the master receiver. The data byte which was addressed will be transmitted and the master receiver will send an acknowledge bit to the slave transmitter. The address pointer is only incremented on reception of an acknowledge bit. The ST24C02 slave transmitter will now place the data byte at address $\mathrm{An}+1$ on the bus, the master receiver reads and acknowledges the new byte and the address pointer is incremented to $\mathrm{An}+2$.
This cycle of reading consecutive addresses will continue until the master receiver send a STOP condition to the slave transmitter.
An alternate READ mode may also be implemented whereby the master reads the ST24C02 slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer. See figure 6.
FIG. 3 - SLAVE ADDRESS ALLOCATION


FIG. 4 - BYTE WRITE


SGS-THOMSON

FIG. 4A - PAGE WRITE


FIG. 5 - READ MODE


FIG. 6 - ALTERNATE READ MODE


## ORDERING INFORMATION

| Part Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ST24C02CP | 100 KHz | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-8 |
| ST24C02VP | 100 KHz | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-8 |

## PACKAGE MECHANICAL DATA

## 8-PIN PLASTIC DIP



| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a1 | 0.70 |  |  | 0.028 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| B1 | 0.91 |  | 1.04 | 0.036 |  | 0.041 |
| b |  | 0.50 |  |  | 0.02 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| C |  |  |  |  |  |  |
| D |  |  | 9.80 |  |  | 0.386 |
| D1 |  |  |  |  |  |  |
| E |  | 8.90 |  |  | 0.350 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| $\theta 3$ |  | 7.62 |  |  | 0.300 |  |
| $\theta 4$ |  |  |  |  |  |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 4.80 |  |  | 0.189 |
| L |  | 3.30 |  |  | 0.130 |  |
| N |  |  |  |  |  |  |
| $Z$ | 0.44 |  | 1.60 | 0.017 |  | 0.063 |

