ELECTRONICS, INC. 44 FARRAND STREET BLOOMFIELD, NJ 07003 (973) 748-5089
http://www.nteinc.com

## NTE1857 <br> Integrated Circuit Stepper Motor Driver

## Description:

The NTE1857 is designed to drive a two-phase stepper motor in the bipolar mode, The circuit of four input sections, a logic decoding/sequencing section, two driver-stages for the motor coils, and an output to indicate the Phase A drive state.

## Features:

- Single Supply Operation: +7.2 V to +16.5 V
- 350mA/Coil Drive Capability
- Clamp Diodes Provided for Back-EMF Suppression
- Selectable CW/CCW and Full/Half Step Operation
- Selectable High/Low Output Impedance

Input Truth Table:

|  | Input Low | Input High |
| :---: | :---: | :---: |
| CW/CCW | CW | CCW |
| Full/Half Step | Full Step | Half Step |
| OIC | Hi Z | Low Z |
| Clk | Positive Edge Triggered |  | (Half Step Mode)

- TTL/CMOS Compatible Inputs
- Input Hysteresis: 400 mV Min
- Phase Logic Can Be Initialized to Phase A
- Phase A Output Drive State Indication
(Open-Collector)
Absolute Maximum Ratings: (Note 1)
Clamp Diode Cathode Voltage (Pin1), $\mathrm{V}_{\mathrm{D}}$ ..... $\mathrm{V}_{\mathrm{M}}+5.0 \mathrm{~V}$
Driver Output Voltage (Pins 2, 3, 14, 15), , Vod ..... $\mathrm{V}_{\mathrm{M}}+6.0 \mathrm{~V}$
Driver Output Current/Coil, IOD ..... $\pm 500 \mathrm{~mA}$
Input Voltage (Pins 7, 8, 9, 10), $\mathrm{V}_{\text {in }}$ ..... -0.5 to +7.0 V
Bias/Set Current (Pin6), I IS ..... $-10 \mathrm{~mA}$
Phase A Output Voltage (Pin11), V ${ }_{\mathrm{OA}}$ ..... $+18 \mathrm{~V}$
Phase A Sink Current (Pin11), I IA ..... 20mA
Junction Temperature, $T_{J}$ ..... $+150^{\circ} \mathrm{C}$
Storage Temperature Range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$
Thermal Resistance, Junction-to-Ambient (No Heat Sink), R $\mathrm{R}_{\text {thJA }}$ ..... $45^{\circ} \mathrm{C} / \mathrm{W}$

Note 1. "Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The "Electrical Characteristics" tables provide conditions for actual device operation.

Recommended Operating Conditions:

| Characteristic | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{M}}$ | +7.2 | +16.5 | Vdc |
| Clamp Diode Cathode Voltage | $\mathrm{V}_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{M}}+4.5$ | Vdc |
| Driver Output Current (Per Coil) | $\mathrm{I}_{\mathrm{OD}}$ | - | 350 | mA |
| Input Voltage (Pins 7, 8, 9, 10) | $\mathrm{V}_{\mathrm{in}}$ | 0 | +5.5 | Vdc |
| Bias/Set Current (Outputs Active) | $\mathrm{I}_{\mathrm{BS}}$ | -300 | -75 | $\mu \mathrm{~A}$ |
| Phase A Output Voltage | $\mathrm{V}_{\mathrm{OA}}$ | - | $\mathrm{V}_{\mathrm{M}}$ | Vdc |
| Phase A Sink Current | $\mathrm{I}_{\mathrm{OA}}$ | 0 | 8.0 | mA |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics: (Specifications apply over the recommended supply voltage and temperature ranges unless otherwise specified, See Notes 2, 3)

| Parameter | Pins | Symbol | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Logic Levels |  |  |  |  |  |  |  |  |
| Threshold Voltage (Low-to-High) | $\begin{gathered} 7,8,9 \\ 10 \end{gathered}$ | $\mathrm{V}_{\text {TLH }}$ |  |  | - | - | 2.0 | V |
| Threshold Voltage (High-to-Low) |  | $\mathrm{V}_{\text {HTL }}$ |  |  | 0.8 | - | - | V |
| Hysteresis |  | $\mathrm{V}_{\mathrm{HYS}}$ |  |  | 0.4 | - | - | V |
| Current |  | IIL | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  | -100 | - | - | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | - | - | +100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  | - | - | +20 | $\mu \mathrm{A}$ |
| Driver Output Levels |  |  |  |  |  |  |  |  |
| Output High Voltage | $\begin{gathered} 2,3, \\ 14,15 \end{gathered}$ | $\mathrm{V}_{\text {OHD }}$ | $\mathrm{I}_{\text {BS }}=-300 \mu \mathrm{~A}$ | $\mathrm{I}_{\text {OD }}=-350 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{M}}-2.0$ | - | - | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OD}}=-0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{M}-1.2}$ | - | - | V |
| Output Low Voltage |  | $\mathrm{V}_{\text {OLD }}$ | $\mathrm{I}_{\mathrm{BS}}=-300 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OD}}=350 \mathrm{~mA}$ |  | - | - | 0.8 | V |
| Differential Mode Output Voltage Difference Difference |  | $\mathrm{DV}_{\mathrm{OD}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{BS}}=-300 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OD}}=350 \mathrm{~mA}, \\ & \text { Note } 4 \end{aligned}$ |  | - | - | 0.15 | V |
| Common Mode Output Voltage Difference |  | $\mathrm{CV}_{\text {OD }}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{BS}}=-300 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OD}}=-0.1 \mathrm{~mA}, \\ & \text { Note } 5 \end{aligned}$ |  | - | - | 0.15 | V |
| Output Leakage - HiZ State |  | loz1 | $0 \leq \mathrm{V}_{\mathrm{OD}} \leq \mathrm{V}_{\mathrm{M}}$ | $\mathrm{I}_{\mathrm{BS}}=-5 \mu \mathrm{~A}$ | -100 | - | +100 | $\mu \mathrm{A}$ |
|  |  | lozz |  | $\begin{aligned} & \begin{array}{l} \mathrm{BS}=-300 \mu \mathrm{~A}, \\ \mathrm{Pin} 9=2 \mathrm{~V}, \mathrm{Pin} 8 \\ =0.8 \mathrm{~V} \end{array} \\ & ={ }^{2} \end{aligned}$ | -100 | - | +100 | $\mu \mathrm{A}$ |
| Clamp Diodes |  |  |  |  |  |  |  |  |
| Forward Voltage | $\begin{aligned} & 1,2,3, \\ & 14,15 \end{aligned}$ | $\mathrm{V}_{\mathrm{DF}}$ |  |  | - | 2.5 | 3.0 | V |
| Leakage Current (Per Diode) |  | $\mathrm{I}_{\mathrm{DR}}$ | $\begin{aligned} & \text { Pin1 = 21V, Pins 2, 3, 14, } 15=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{BS}}=0 \mu \mathrm{~A} \end{aligned}$ |  | - | - | 100 | $\mu \mathrm{A}$ |

Note 2. Algebraic convention rather than absolute values is used to designate limit values.
Note 3. Current into a pin is designated as positive. Current out of a pin is designated as negative.
Note 4. $\mathrm{DV}_{\mathrm{OD}}=\left|\mathrm{V}_{\mathrm{OD} 1,2}-\mathrm{V}_{\mathrm{OD} 3,4}\right|$ where
$\mathrm{V}_{\mathrm{OD} 1,2}=\left(\mathrm{V}_{\mathrm{OHD}}-\mathrm{V}_{\mathrm{OLD} 2}\right)$ or $\left(\mathrm{V}_{\mathrm{OHD2}}-\mathrm{V}_{\mathrm{OLD} 1}\right)$, and
$\mathrm{V}_{\text {OD3,4 }}=\left(\mathrm{V}_{\text {OHD3 }}-\mathrm{V}_{\text {OLD4 }}\right)$ or $\left(\mathrm{V}_{\text {OHD4 }}-\mathrm{V}_{\text {OLD3 }}\right)$.
Note 5. $\mathrm{CV}_{\mathrm{OD}}=\left|\mathrm{V}_{\mathrm{OHD} 1}-\mathrm{V}_{\mathrm{OHD} 2}\right|$ or $\left|\mathrm{V}_{\mathrm{OHD}}-\mathrm{V}_{\mathrm{OHD} 4}\right|$.

DC Electrical Characteristics (Cont'd): (Specifications apply over the recommended supply voltage and temperature ranges unless otherwise specified, See Notes 2, 3)

| Parameter | Pins | Symbol | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase A Output |  |  |  |  |  |  |  |  |
| Output Low Voltage | 11 | $\mathrm{V}_{\text {OLA }}$ | $\mathrm{l}_{\mathrm{OA}}=8 \mathrm{~mA}$ |  | - | - | 0.4 | V |
| Off State Leakage Current |  | Ioha | $\mathrm{V}_{\mathrm{OHA}}=16.5 \mathrm{~V}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| Power Supply |  |  |  |  |  |  |  |  |
| Power Supply Current | 16 | $\mathrm{I}_{\text {MW }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OD}}=0 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{BS}}=-300 \mu \mathrm{~A}, \\ & \mathrm{L1}=\mathrm{V}_{\mathrm{OHD},}, \\ & \mathrm{~L}=\mathrm{V}_{\mathrm{OLD}} \end{aligned}$ | L3 $=\mathrm{V}_{\text {OHD }}$, L4 $=\mathrm{V}_{\text {OLD }}$ | - | - | 70 | mA |
|  |  | $\mathrm{I}_{\mathrm{MZ}}$ |  | L3 = HiZ, L4 = HiZ | - | - | 40 | mA |
|  |  | ${ }^{\text {mN }}$ |  | L3 $=\mathrm{V}_{\text {OHD }}$, L4 $=\mathrm{V}_{\text {OLD }}$ | - | - | 75 | mA |
| Bias/Set Current |  |  |  |  |  |  |  |  |
| To Set Phase A | 6 | $\mathrm{I}_{\text {BS }}$ |  |  | -5.0 | - | - | $\mu \mathrm{A}$ |

Note 2. Algebraic convention rather than absolute values is used to designate limit values.
Note 3. Current into a pin is designated as positive. Current out of a pin is designated as negative.
AC Switching Characteristics: $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=12 \mathrm{~V}\right.$ unless otherwise specified)

| Parameter | Pins | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Frequency | 7 | $\mathrm{f}_{\mathrm{CK}}$ |  | 0 | - | 50 | kHz |
| Clock Pulse Width - High | 7 | PW ${ }_{\text {CKH }}$ |  | 10 | - | - | $\mu \mathrm{s}$ |
| Clock Pulse Width - Low | 7 | PW ${ }_{\text {CKL }}$ |  | 10 | - | - | $\mu \mathrm{s}$ |
| Bias/Set Pulse Width | 6 | $\mathrm{PW}_{\text {BS }}$ |  | 10 | - | - | $\mu \mathrm{s}$ |
| Setup Time - CW/CCW and F/HS | 10-7, 9-7 | $\mathrm{t}_{\text {su }}$ |  | 5 | - | - | $\mu \mathrm{s}$ |
| Hold Time - CW/CCW and F/HS | 10-7, 9-7 | $t_{n}$ |  | 10 | - | - | $\mu \mathrm{s}$ |
| Propagation Delay - Clk-to-Driver Output |  | $\mathrm{t}_{\text {PCD }}$ |  | - | 8 | - | $\mu \mathrm{s}$ |
| Propagation Delay - Bias/Set-to-Driver Output |  | $\mathrm{t}_{\text {PBSD }}$ |  | - | 1 | - | $\mu \mathrm{s}$ |
| Propagation Delay - Clk-to-Phase A Low | 7-11 | trHLA |  | - | 12 | - | $\mu \mathrm{s}$ |
| Propagation Delay - Clk-to-Phase A High | 7-11 | tpLHA |  | - | 5 | - | $\mu \mathrm{s}$ |

## Pin Description:

| Name | Symbol | Pin \# | Description |
| :---: | :---: | :---: | :---: |
| Power Supply | $\mathrm{V}_{\mathrm{M}}$ | 16 | Power supply pin for both the logic circuit and the motor coil current. Voltage is +7.2 to +16.5 V . |
| Ground | GND | $\begin{gathered} 4,5, \\ 12,13 \end{gathered}$ | Ground pins for the logic circuit and the motor coil current. The physical configuration of the pins aids in dissipating heat from within the IC package. |
| Clamp Diode Voltage | $\mathrm{V}_{\mathrm{D}}$ | 1 | This pin is used to protect the outputs where large voltage spikes may occur as the motor coils are switched. Typically a diode is connected between this pin and Pin16. |
| Driver Outputs | $\begin{aligned} & \mathrm{L1}, \mathrm{~L} 2, \\ & \mathrm{~L}, \mathrm{~L} 4 \end{aligned}$ | $\begin{gathered} 2,3, \\ 14,15 \end{gathered}$ | High current outputs for the motor coils. L1 and L2 are connected to one coil, and L3 and L4 to the other coil. |
| Bias/Set | B/S | 6 | This pin is typically 0.7 below $\mathrm{V}_{\mathrm{M}}$. The current out of this pin (through a resistor to GND) determines the maximum output sink current. If the pin is opened ( $\mathrm{I}_{\mathrm{BS}}<5.0 \mu \mathrm{~A}$ ) the outputs assume a high impedance condition, while the internal logic presets to a Phase A condition. |
| Clock | Clk | 7 | The positive edge of the clock input switches the outputs to the next position. This input has no effect if Pin6 is open. |

Pin Description (Cont'd):

| Name | Symbol | Pin \# | Description |
| :--- | :---: | :---: | :--- |
| Full/Half Step | F/HS | 9 | When low (Logic "0"), each clock pulse will cause the motor to rotate one <br> full step. When high, each clock pulse will cause the motor to rotate one- <br> half step. See Fig. 1 for sequences. |
| Clockwise/ <br> Counterclockwise | CW/CCW | 10 | This input allows reversing the rotation of the motor. See Fig. 1 for se- <br> quence. |
| Output Impedance <br> Control | OIC | 8 | This input is relevant only in the half step mode (Pin9 > 2.0V). When low <br> (Logic "0") the two driver outputs of the non-energized coil will be in a high <br> impedance condition. When high the same driver outputs will be at a low <br> impedance referenced to $\mathrm{V}_{\mathrm{M}}$. See Figure 1. |
| Phase A | Ph A | 11 | This open-collector output indicates (when low) that the driver outputs <br> are in the Phase A condition $\left(\mathrm{L} 1=\mathrm{L} 3=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L} 2=\mathrm{L} 4=\mathrm{V}_{\mathrm{OLD}}\right)$. |

## Application Information:

## General

The NTE1857 integrated circuit is designed to drive a stepper positioning motor in applications such as disk drives and robotics. The outputs can provide up to 350 mA to each of two coils of a two-phase motor. The outputs change state with each low-to-high transition of the clock input, with the new output state depending on the previous state, as well as the input conditions on Pins 8, 9, and 10.

## Outputs (Pins 2, 3, 14, 15)

The outputs (L1-L4) are high current outputs, which when connected to a two-phase motor, provide two full-bridge configurations. The polarities applied to the motor coils depend on which transistor $\left(Q_{H}\right.$ or $\left.Q_{L}\right)$ of each output is on, which in turn depends on the inputs and the decoding circuitry.
The maximum sink current available at the outputs is a function of the resistor connected between Pin6 and GND (see section on Bias/Set operation). Whenever the outputs are to be in a high impedance state, both transistors $\left(Q_{H}\right.$ and $\left.Q_{L}\right)$ of each output are off.

## $V_{D}$ (Pin1)

This pin allows for provision of a current path for the motor coil current during switching, in order to suppress back-EMF voltage spikes. Pin1 is normally connected to $\mathrm{V}_{\mathrm{M}}$ (Pin16) through a diode (zener or regular), a resistor, or directly. The peak instantaneous voltage at the outputs (Pins 2, 3, 14, and 15) must not exceed $\mathrm{V}_{\mathrm{M}}$ by more than 6 volts. The voltage drop across the internal clamping diodes must be included in design. Parasitic diodes across each $Q_{L}$ of each output provide for a complete circuit path for the switched current.

## Full/Half Step (Pin9)

When this input is at a Logic " 0 " ( $<0.8$ volts), the outputs change a full step with each clock cycle, with the sequence direction depending on the CW/CCW input (Pin10). There are four steps (Phase $A, B, C, D)$ for each complete cycle of the sequencing logic. Current flows through both motor coils during each step.
When taken to a Logic "1" (> 2.0 volts), the outputs change a half step with each clock cycle, with the sequence direction depending on the CW/CCW input (Pin10). Eight steps (Phases A-H) result for each complete cycle of the sequencing logic. Phases $A, C, E$ and $G$ correspond (in polarity) to the phases A, B, C, and D, respectively, of the full step sequence. Phases B, D, F and H provide current to one motor coil, while de-energizing the other coil. The condition of the outputs of the de-energized coil depends on the OIC input (Pin8).
OIC (Pin8)
The output impedance control input determines the output impedance to the de-energized coil when operating in the half-step mode. When the outputs are in Phase B, D, F or H and this input is at a Logic " 0 " ( $<0.8 \mathrm{~V}$ ), the two outputs to the de-energized coil are in a high-impedance condition $-\mathrm{Q}_{\mathrm{L}}$ and $Q_{H}$ of both outputs are off. When this input is at a Logic " 1 " (>2.0V), a low impedance output is provided to the de-energized coil as both outputs have $Q_{H}$ on ( $Q_{L}$ off). To complete the low impedance path requires connecting Pin1 $\left(\mathrm{V}_{\mathrm{D}}\right)$ to $\operatorname{Pin} 16\left(\mathrm{~V}_{\mathrm{M}}\right)$ as described elsewhere in this data sheet.

## Bias/Set (Pin6)

This pin can be used for three functions: a) determining the maximum output sink current; b) setting the internal logic to a known state; and c) reducing power consumption.
a) The maximum output sink current is determined by the base drive current supplied to the lower transistors ( $Q_{L}$ 's) of each output, which in turn, is a functional of $I_{B S}$. The appropriate value of $\mathrm{I}_{\mathrm{BS}}$ is determined by;

$$
I_{\mathrm{BS}}=\mathrm{I}_{\mathrm{OD}} \times 0.86
$$

where $\mathrm{I}_{\mathrm{BS}}$ is in microamps, and $\mathrm{I}_{\mathrm{OD}}$ is the motor current/coil in milliamps. The value of $\mathrm{R}_{\mathrm{B}}$ (between Pin6 and GND) is then determined by:

$$
R_{B}=\frac{V_{M}-0.7 \mathrm{~V}}{I_{B S}}
$$

b) When Pin 6 is opened (raised to $\mathrm{V}_{\mathrm{M}}$ ) such that $\mathrm{I}_{\mathrm{BS}}$ is $<5.0 \mu \mathrm{~A}$, the internal logic is set to the Phase A condition, and the four driver outputs are put into a high impedance state. The Phase A output (Pin11) goes active (low), and input signals at Pins $7,8,9$ and 10 are ignored (low), and input signals at Pins 7, 8, 9, and 10 are ignored during this time. Upon re-establishing $\mathrm{I}_{\mathrm{BS}}$, the driver outputs become active, and will be in the Phase A position ( $\mathrm{L} 1=\mathrm{L} 3=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L} 2=\mathrm{L} 4=\mathrm{V}_{\mathrm{OLD}}$ ). The circuit will then respond to the inputs at Pins 7, 8, 9, and 10.
The Set function (opening Pin6) can be used as a power-up reset while supply voltages are settling. A CMOS logic gate (powered by $\mathrm{V}_{\mathrm{M}}$ ) can be used to control this pin.
c) Whenever the motor is not being stepped, power dissipation in the IC and in the motor may be lowered by reducing $\mathrm{I}_{\mathrm{BS}}$, so as to reduce the output (motor) current. Setting $\mathrm{I}_{\mathrm{BS}}$ to $75 \mu \mathrm{~A}$ will reduce the motor current, but will not reset the internal logic as described above.

## Power Dissipation

The power dissipated by the NTE1857 must be such that the junction temperature $\left(T_{j}\right)$ does not exceed $150^{\circ} \mathrm{C}$. The power dissipated can be expressed as:

$$
\begin{array}{ll}
\mathrm{P}=\left(\mathrm{V}_{\mathrm{M}} \times \mathrm{I}_{\mathrm{M}}\right) & +\left(2 \times \mathrm{I}_{\mathrm{OD}}\right)\left[\left(\mathrm{V}_{\mathrm{M}}-\mathrm{V}_{\mathrm{OHD}}\right)+\mathrm{V}_{\mathrm{OLD}}\right] \\
& \mathrm{V}_{\mathrm{M}}=\text { Supply voltage: } \\
& \mathrm{I}_{\mathrm{M}}=\text { Supply current other than } \mathrm{I}_{\mathrm{OD}}: \\
& \mathrm{I}_{\mathrm{OD}}=\text { Output current to each motor coil; } \\
& \mathrm{V}_{\mathrm{OHD}}=\text { Driver output high voltage; } \\
& \mathrm{V}_{\mathrm{OLD}}=\text { Driver output low voltage. }
\end{array}
$$

If $T_{J}$ is higher than $150^{\circ} \mathrm{C}$, a heat sink could be used to reduce $R_{\Theta J A}$. In extreme cases forced air cooling should be considered. It is assumed that a ground plane is provided under the NTE1857 (either or both sides of the PC board) to aid in the heat dissipation. Single nominal width traces leading from the four ground pins should be avoided as this will increase $T_{J}$, as well as provide potentially disruptive ground noise and $\mathrm{I}_{\mathrm{R}}$ drops when switching the motor current.


Fig. 1 - Output Sequence


