

DATA SHEET ———

MB81C4256A-60/-70/-80/-10 CMOS 256K x 4 BIT FAST PAGE MODE DYNAMIC RAM

The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A has been designed for mainframe memories, buffer memories, video image memories requiring high speed and high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C4256A high α -ray soft error immunity and extended refresh time. CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation..

Parar	neter	MB81C4256A -60	MB81C4256A -70	MB81C4256A -80	MB81C4256A -10
RAS Access Time		60 ns max	70 ns max. 80 ns max.		100 ns
Random Cycle Time		110 ns min.	125 ns min.	140 ns min.	170 ns min.
Address Access Time		30 ns max.	35 ns max.	max. 40 ns max. 50 ns m	
CAS Access Time		15 ns max.	20 ns max.	20 ns max.	25 ns max.
Fast Page Cycle Time		40 ns min.	45 ns min.	45 ns min.	55 ns min.
Low	Operating Current	407 mW max.	374 mW max.	341 mW max.	297 mW max.
Power Dissipation	Standby Current	11 mW m	IOS level)		

- 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3-D stacked capacitor cell
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- · Fast page mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Voltage at any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage of V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7	V
Power dissipation	PD	1.0	W
Short circuit output current	_	50	mA
Storage temperature	T _{STG}	-55 to +125	°C


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-20P-M03



LCC-26P-M04



ZIP-20P-M02




* FPT-24P-M04



* FPT-24P-M05

* Available for 70/80/100 ns versions


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	5	pF
Output Capacitance, DQ1 to DQ4	C _{DQ}	_	6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Supply Voltage	1	V _{CC}	4.5	5.0	5.5	V	
Supply Vollage	ı	V _{SS}	0	0	0	V	
Input High Voltage, all inputs	1	V _{IH}	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs	1	V _{IL}	-2.0	_	0.8	V	
Input Low Voltage, DQ(*)	1	V _{ILD}	-1.0	_	0.8	V	

Note: *: Undershoots of up to -2.0 volts with a pusle width not exceeding 20 ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_{T} is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modfy-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup and hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} is set low after \overline{CAS} ; thus, input data is strobed by \overline{WE} , and setup and hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

 t_{CAC} : from the falling edge of \overline{CAS} when t_{RCD} is greater than t_{RCD} , t_{RAD} (max).

 $t_{AA}\;$: from column address input when t_{RAD} is greater than t_{RAD} (max).

 t_{OEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Doromotor	Netes	Cumbal	Conditions		l lmit			
Parameter	Notes	Symbol	Conditions	Min	.4 — — — — — — — — — — — — — — — — — — —	Unit		
Output High Voltage		V _{OH}	I _{OH} = -5mA	2.4	_	_		
Output Low Voltage		V _{OL}	I _{OL} = 4.2mA	_	_	0.4	V	
Input Leakage Curren	t (any input)	I _{I(L)}	$0 \le V_{\text{IN}} \le 5.5V;$ $4.5V \le V_{\text{CC}} \le 5.5V;$ $V_{\text{SS}} = 0V; \text{ All other pins}$ not under test = 0V	-10	_	10	μΑ	
Output Leakage Curre	ent	I _{O(L)}	0V ≤ V _{OUT} ≤ 5.5V Data out disabled	-10	_	10		
	MB81C4256A-60					74		
Operating Current (Average power supply current) 2	MB81C4256A-70		\overline{RAS} & \overline{CAS} cycling; t_{RC} = min			68	mA	
	MB81C4256A-80	ICC1		_	_	62		
	MB81C4256A-10					54		
Standby Current	TTL Level		$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	mA	
(power supply current)	CMOS level	I _{CC2}	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$	_	_	1.0	III/A	
	MB81C4256A-60		$\overline{\text{CAS}} = \text{V}_{\text{IH}}, \ \overline{\text{RAS}} \ \text{cycling};$ $t_{\text{RC}} = \text{min}$			74	mA	
Refresh current #1	MB81C4256A-70					68		
supply current) 2	MB81C4256A-80	ICC3		_	_	62		
	age V_{OH} $I_{OH} = -5mA$ Ige V_{OL} $I_{OL} = 4.2mA$ Urrent (any input) $I_{I(L)}$ $0 \le V_{IN} \le 5.$ 4.5V $\le V_{CC}$ V _{SS} = 0V; A_{IC} not under to the continuous of the continu				54			
	MB81C4256A-60					61		
Fast Page Mode	MB81C4256A-70	I.	$\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling};$	_	_	56	mA	
Current 2	MB81C4256A-80	ICC4	$t_{PC} = min$	_		56]	
	MB81C4256A-10					46		
	MB81C4256A-60					74	- mA	
Refresh current #2	MB81C4256A-70	lasa	RAS cycling;	_	_	68		
(Average power supply current) 2	MB81C4256A-80	'CC5	1			62		
	Low Voltage V_{OL} $I_{OL}=4.2mA$ $0 \le V_{IN} \le 5.5V;$ $4.5V \le V_{CC} \le 5.5V;$ $4.5V \le V_{CC} \le 5.5V;$ $V_{SS}=0V;$ All other p not under test $=0V$ V_{OL} $V_{CL}=4.2mA$ $V_{CL}=4.$				54			

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) Notes 3, 4, 5

	Paramatan	Neter	0	MB81C4	256A-60	MB81C4	1256A-70	MB81C4	256A-80	MB81C4	1256A-10	1114
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh		t _{REF}	_	8.2	_	8.2	_	8.2	_	8.2	ms
2	Random Read/Write Cycle Time		t _{RC}	110	_	125	_	140	_	170	_	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	150	_	165	_	190	_	230	_	ns
4	Access Time from RAS	6, 9	t _{RAC}	_	60	_	70	_	80	_	100	ns
5	Access Time from CAS	7, 9	t _{CAC}	_	15	_	20	_	20	_	25	ns
6	Column Address Access Time	8, 9	t _{AA}	_	30	_	35	_	40	_	50	ns
7	Output Hold Time		t _{OH}	0	_	0	_	0	_	0	_	ns
8	Output Buffer Turn On Delay Time		t _{ON}	0	_	0	_	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	10	t _{OFF}	_	15	_	15	_	20	_	20	ns
10	Transition Time		t _T	2	50	2	50	2	50	2	50	ns
11	RAS Precharge Time		t _{RP}	40	_	45	_	50	_	60	_	ns
12	RAS Pulse Width		t _{RAS}	60	100000	70	100000	80	100000	100	100000	ns
13	RAS Hold Time		t _{RSH}	15	_	20	_	20	_	25	_	ns
14	CAS to RAS Precharge Time		t _{CRP}	0	_	0	_	0	_	0	_	ns
15	RAS to CAS Delay Time	11,12	t _{RCD}	20	45	20	50	20	60	25	75	ns
16	CAS Pulse Width		t _{CAS}	15	_	20	_	20	_	25	_	ns
17	CAS Hold Time		t _{CSH}	60	_	70	_	80	_	100	_	ns
18	CAS Precharge Time (C-B-R cycle)	19	t _{CPN}	10	_	10	_	10	_	10	_	ns
19	Row Address Set Up Time		t _{ASR}	0	_	0	_	0	_	0	_	ns
20	Row Address Hold Time		t _{RAH}	10	_	10	_	10	_	15	_	ns
21	Column Address Set Up Time		t _{ASC}	0	_	0	_	0	_	0	_	ns
22	Column Address Hold Time		t _{CAH}	12	_	12	_	15	_	15	_	ns
23	RAS to Column Address Delay Time	13	t _{RAD}	15	30	15	35	15	40	20	50	ns
24	Column Address to RAS Lead Time		t _{RAL}	30	_	35	_	40	_	50	_	ns
25	Read Command Set Up Time		t _{RCS}	0	_	0	_	0	_	0	_	ns
26	Read Comman <u>d Ho</u> ld Time Referenced to RAS	14	t _{RRH}	0	_	0	_	0	_	0	_	ns
27	Read Command Hold Time Referenced to CAS	14	t _{RCH}	0	_	0	_	0	_	0	_	ns
28	Write Command Set Up Time	15	t _{wcs}	0	_	0	_	0	_	0	_	ns
29	Write Command Hold Time		t _{WCH}	10	_	10	_	12	_	15	_	ns
30	WE Pulse Width		t _{WP}	10	_	10	_	12	_	15	_	ns
31	Write Command to RAS Lead Time		t _{RWL}	15	_	15	_	20	_	25	_	ns
32	Write Command to CAS Lead Time		t _{CWL}	12	_	12	_	15	_	20	_	ns
33	DIN Set Up Time		t _{DS}	0	_	0	_	0	_	0	_	ns
34	DIN Hold Time		t _{DH}	10	_	10	_	12	_	15	_	ns


AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted) Notes 3,4,5

Ma	Devenueten	Natas	Comple al	MB81C4	256A-60	MB81C4256A-70		MB81C4256A-80		MB81C4256A-10		11
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
35	RAS Precharge time to CAS Active Time (Refresh cycles)		t _{RPC}	0	_	0	_	0	_	0	_	ns
36	CAS Set Up Time for CAS- before-RAS Refresh		t _{CSR}	0	_	0	_	0	_	0	_	ns
37	CAS Hold Time for CAS-before-RAS Refresh		t _{CHR}	10	_	10	_	12	_	15	_	ns
38	Access Time from OE	9	t _{OEA}	_	15	_	20	_	20	_	20	ns
39	Output Buffer Turn Off Delay from OE	10	t _{OEZ}	_	15	_	15	_	20	_	25	ns
40	OE to RAS Lead Time for Valid Data		t _{OEL}	10	_	10	_	10	_	10	_	ns
41	OE Hold Time Referenced to WE	16	t _{OEH}	0	_	0	_	0	_	0	_	ns
42	OE to Data In Delay Time		t _{OED}	15	_	15	_	20	_	25	_	ns
43	DIN to CAS Delay Time	17	t _{DZC}	0	_	0	_	0	_	0	_	ns
44	DIN to OE Delay Time	17	t _{DZO}	0	_	0	_	0	_	0	_	ns
50	Fast Page Mode Read/Write Cycle Time		t _{PC}	40	_	45	_	45	_	50	_	ns
51	Fast Page Mode Read-Modify Write Cycle Time		t _{PRWC}	77	_	82	_	90	_	110	_	ns
52	Access Time from CAS Precharge	9, 18	t _{CPA}	_	35	_	40	_	40	_	50	ns
53	Fast Page Mode CAS Precharge Time		t _{CP}	10	_	10	_	10	_	10	_	ns

Notes: 1. Referenced to V_{SS} .

- I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open. I_{CC} depends on the number of address change as RAS = V_{IL}, CAS = V_{IH}.
 - I_{CC1} , I_{CC3} , and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. I_{CC4} is specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
- An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 7. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max). If $t_{ASC} \ge t_{AA}$ t_{CAC} t_{T} , access time is t_{CAC} .
- 8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} < t_{AA}$ t_{CAC} t_{T} , access time is t_{AA}
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 12. t_{RCD} (min) = t_{RAH} (min) + 2t _T + t_{ASC} (min).
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 15. t_{WCS} is specified as a reference point only. If t_{WCS} ≥ t_{WCS} (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that $t_{WCS} < t_{WCS}$ (min)
- Either t_{DZC} or t_{DZO} must be satisfied.
- 18. t_{CPS} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is shortened, t_{CPA} is longer that t_{CPA}(max).
- 19. Assumes that CAS-before-RAS refresh only.




FUNCTIONAL TRUTH TABLE

Operation Mode	С	lock Inpu	ut		Addres	ss Input	Da	ata	Refresh	Note
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Reliesii	Note
Standby	Н	Н	Х	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	$t_{RCS} \ge t_{RCS}$ (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes *	t _{WCS} ≥ t _{WCS} (min)
Read-Modify- Write Cycle	L	L	$H \rightarrow L$	$L \rightarrow H$	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before RAS Refresh Cycle	L	L	Х	Х	_	_	_	High-Z	Yes	t _{CSR} ≥ t _{WCSR} (min)
Hidden Refresh Cycle	$H \rightarrow L$	L	Х	L	_	_	_	Valid	Yes	Previous data is kept

Notes: X: "H"or"L"

^{* :} It is impossible in Fast Page Mode.




To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(tRAC)$, $\overline{CAS}(tCAC)$, \overline{OE} (tOEA) or column addresses (tAA) under the following conditions:

If tRCD > tRCD (max), access time = tCAC.


If tRAD > tRAD (max), access time = tAA.


If OE is brought Low after tRAC, tCAC, or tAA (which ever occurs later), access time = tOEA.


However, if either CAS or OE goes High, the output returns to a high-impedance state after tOH is satisfied.




A write cycle is similar to a read cycle except $\overline{\text{WE}}$ is set to a Low state and $\overline{\text{OE}}$ is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, $\overline{\text{OE}}$ write (delayed write), or read–modify–write. During all write cycles, timing parameters tRWL, tCWL and tRAL must be satisfied. In the early write cycle shown above tWCS satisfied, data on the DQ pin is latched with the falling edge of $\overline{\text{CAS}}$ and written into memory.










ever one is the latest in occuring.






The fast page mode \overline{OE} (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of \overline{WE} and \overline{OE} . Input data on the DQ pins are latched on the falling edge of \overline{WE} and written into memory. In the fast page mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low (tOED + tDS).






Refresh of RAM memory cells is accomplished by performing aread, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS—only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

Figure 15. CAS-before-RAS Refresh Counter Test Cycle RAS t_{CPT} t CAS t _{CSR} CAS t RAL t CAH COLUMN ADDRESS Ao to Aa t _{RCS} WE (Read) t _{DZC} tos -HIGH VALID DATA IN t oed DQ (Output) · HIGH-Z· HIGH-Z t_{OEH} t _{DZO} Œ Valid Data

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0-A8 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses (DQ1 to DQ4) at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before—RAS refresh counter test (read-modify-write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 (DQ1 to DQ4) memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

				•		·					
	_		MB81C4	1B81C4256A-60 M		MB81C4256A-70		MB81C4256A-80		MB81C4256A-10	
No.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
90	Access Time from CAS	t FCAC	_	40	_	45	_	50	_	60	ns
91	CAS Precharge Time	t _{CPT}	20	_	20	_	20	_	20	_	ns


Note . Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

PACKAGE DIMENSIONS


(Suffix —P)




(Suffix -PJ)




(Suffix: - PSZ)



(Suffix: - PFTN)



(Suffix: - PFTR)



Not Recommended for New Design

MB81C4256A-60 MB81C4256A-70 MB81C4256A-80 MB81C4256A-10

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

Notes

Notes

FUJITSU LIMITED

For further information, please contact:

Japan

FUJITSU LIMITED

Semiconductor Marketing Furukawa Sogo Bldg. 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100

Japan

Tel: (03) 3216-3211 Telex: 781-2224361 FAX: (03) 3216-9771

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804 USA

Tel: (408) 922-9000 FAX: (408) 432-9044

Europe

FUJITSU MIKROELEKTRONIK GmbH

Arabella Centre 9.OG Lyoner Strasse 44-48 D-6000 Frankfurt 71 F.R. Germany

Tel: (069) 66320 Telex: 411963 FAX: (069) 6632122

Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED

51 Bras Basah Road Plaza by the Park #06-04/07 Singapore 0718 Tel: 336-1600

Telex: 55373 FAX: 336-1609