

HIGH CURRENT SWITCHING REGULATORS


- 4 A OUTPUT CURRENT
- 5.1 V TO 40 V OUTPUT VOLTAGE RANGE
- 0 TO 100 % DUTY CYCLE RANGE
- PRECISE (±2 %) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 200 KHz
- VERY HIGH EFFICIENCY (UP TO 90 %)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- EXTERNAL PROGRAMMABLE LIMITING CURRENT (L296P)
- CONTROL CIRCUIT FOR CROWBAR SCR
- INPUT FOR REMOTE INHIBIT AND SYNCHRONUS PWM
- THERMAL SHUTDOWN

DESCRIPTION

The L296 and L296P are stepdown power switching regulators delivering 4 A at a voltage variable from 5.1 V to 40 V.

Features of the devices include soft start, remote inhibit, thermal protection, a reset output for microprocessors and a PWM comparator input for synchronization in multichip configurations.


The L296P incudes external programmable limiting current.



The L296 and L296P are mounted in a 15-lead Multiwatt® plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 200 KHz allows a reduction in the size and cost of external filter components. A voltage sense input and SCR drive output are provided for optional crowbar overvoltage protection with an external SCR.

PIN CONNECTION (top view)




April 1993 1/21

PIN FUNCTIONS

N°	Name	Function
1	CROWBAR INPUT	Voltage Sense Input for Crowbar Overvoltage Protection. Normally connected to the feedback input thus triggering the SCR when V _{out} exceeds nominal by 20 %. May also monitor the input and a voltage divider can be added to increase the threshold. Connected to ground when SCR not used.
2	OUTPUT	Regulator Output
3	SUPPLY VOLTAGE	Unrergulated Voltage Input. An internal Regulator Powers the L296s Internal Logic.
4	CURRENT LIMIT	A resistor connected between this terminal and ground sets the current limiter threshold. If this terminal is left unconnected the threshold is internally set (see electrical characteristics).
5	SOFT START	Soft Start Time Constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
6	INHIBIT INPUT	TTL – Level Remote Inhibit. A logic high level on this input disables the device.
7	SYNC INPUT	Multiple L296s are synchronized by connecting the pin 7 inputs together and omitting the oscillator RC network on all but one device.
8	GROUND	Common Ground Terminal
9	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
10	FEEDBACK INPUT	The Feedback Terminal on the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
11	OSCILLATOR	A parallel RC networki connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
12	RESET INPUT	Input of the Reset Circuit. The threshold is roughly 5 V. It may be connected to the feedback point or via a divider to the input.
13	RESET DELAY	A capacitor connected between this terminal and ground determines the reset signal delay time.
14	RESET OUTPUT	Open collector reset signal output. This output is high when the supply is safe.
15	CROWBAR OUTPUT	SCR gate drive output of the crowbar circuit.

BLOCK DIAGRAM



CIRCUIT OPERATION

(refer to the block diagram)

The L296 and L296P are monolithic stepdown switching regulators providing output voltages from 5.1V to 40V and delivering 4A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$). This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage. The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 9. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor Css and allowed to rise, linearly, as this capacitor is charged by a constant current source.

Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to

0.4V. The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network.

The reset circuit generates an output signal when the supply voltage exceeds a threshold programmed by an external divider. The reset signal is generated with a delay time programmed by an external capacitor. When the supply falls below the threshold the reset output goes low immediately. The reset output is an open collector.

The scrowbar circuit senses the output voltage and the crowbar output can provide a current of 100mA to switch on an external SCR. This SCR is triggered when the output voltage exceeds the nominal by 20%. There is no internal connection between the output and crowbar sense input therefore the crowbar can monitor either the input or the output.

A TTL - level inhibit input is provided for applications such as remote on/off control. This input is activated by high logic level and disables circuit operation. After an inhibit the L296 restarts under control of the soft start network.

The thermal overload circuit disables circuit operation when the junction temperature reaches about 150 °C and has hysteresis to prevent unstable conditions.






Figure 2: Soft Start Waveforms





Figure 3: Current Limiter Waveforms



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	Input Voltage (pin 3)	50	V
$V_i - V_2$	Input to Output Voltage Difference	50	V
V ₂	Output DC Voltage Output Peak Voltage at t = 0.1 µsec f = 200KHz	- 1 - 7	V
V ₁ , V ₁₂	Voltage at Pins 1, 12	10	V
V ₁₅	Voltage at Pin 15	15	V
V ₄ , V ₅ , V ₇ , V ₉ , V ₁₃	Voltage at Pins 4, 5, 7, 9 and 13	5.5	V
V ₁₀ , V ₆	Voltage at Pins 10 and 6	7	V
V ₁₄	Voltage at Pin 14 (I ₁₄ ≤ 1 mA)	Vi	
l ₉	Pin 9 Sink Current	1	mA
I ₁₁	Pin 11 Source Current	20	mA
I ₁₄	Pin 14 Sink Current (V ₁₄ < 5 V)	50	mA
P _{tot}	Power Dissipation at T _{case} ≤ 90 °C	20	W
T _j , T _{stg}	Junction and Storage Temperature	- 40 to 150	°C

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th j-case}	Thermal Resistance Junction-case Max.	3	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient Max.	35	°C/W

ELECTRICAL CHARACTERISTICS

(refer to the test circuits $T_j = 25^{\circ}C$, $V_i = 35V$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
DYNAMIC	CHARACTERISTICS (pin 6 to GND	unless otherwise specified)					
Vo	Output Voltage Range	$V_i = 46V, I_0 = 1A$	V _{ref}		40	V	4
Vi	Input Voltage Range	$V_0 = V_{ref}$ to 36V, $I_0 \le 3A$	9		46	V	4
Vi	Input Voltage Range	Note (1), $V_0 = V_{REF}$ to 36V $I_0 = 4A$			46	V	4
ΔV_o	Line Regulation	V_i =10V to 40V, $V_o = V_{ref}$, $I_o = 2A$		15	50	mV	4
ΔVo	Load Regulation	$\label{eq:Vo} \begin{array}{l} V_o = V_{ref} \\ I_o = 2A \text{ to } 4A \\ I_o = 0.5A \text{ to } 4A \end{array}$		10 15	30 45	mV	4
V _{ref}	Internal Reference Voltage (pin 10)	$V_i = 9V$ to 46V, $I_o = 2A$	5	5.1	5.2	V	4
$\frac{\DeltaV_{ref}}{\DeltaT}$	Average Temperature Coefficient of Reference Voltage	$T_j = 0$ °C to 125°C, $I_0 = 2A$		0.4		mV/°C	
V _d	Dropout Voltage Between Pin 2 and Pin 3	$I_0 = 4A$ $I_0 = 2A$		2 1.3	3.2 2.1	>>	4 4
I _{2L}	Current Limiting Threshold (pin 2)	L296 - Pin 4 Open, $V_i = 9V$ to 40V, $V_o = V_{ref}$ to 36V	4.5		7.5	Α	4
		$\begin{array}{l} \text{L296P - V}_i = 9 \text{V to 40V, V}_o = \text{V}_{ref} \\ \text{Pin 4 Open} \\ \text{R}_{\text{lim}} = 22 \text{k}\Omega \end{array}$	5 2.5		7 4.5	Α	4
I _{SH}	Input Average Current	$V_i = 46V$, Output Short-circuited		60	100	mA	4
η	Efficiency	$\begin{array}{l} I_o = 3 \text{ A} \\ V_o = V_{ref} \\ V_o = 12V \end{array}$		75 85		%	4
SVR	Supply Voltage Ripple Rejection	$\begin{array}{l} \Delta V_i = 2 \; V_{rms}, f_{ripple} = 100 Hz \\ V_o = V_{ref}, \; I_o = 2 A \end{array}$	50	56		dB	4
f	Switching Frequency		85	100	115	kHz	4
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Switching Frequency	$V_i = 9V \text{ to } 46V$		0.5		%	4
$\frac{\Delta f}{\Delta T_j}$	Temperature Stability of Switching Frequency	$T_j = 0$ °C to 125°C		1		%	4
f _{max}	Maximum Operating Switching Frequency	$V_o = V_{ref}$, $I_o = 1A$	200			kHz	_
T _{sd}	Thermal Shutdown Junction Temperature	Note (2)	135	145		°C	_
DC CHAR	ACTERISTICS						
I _{3Q}	Quiescent Drain Current	$V_i = 46V, V_7 = 0V, S1 : B, S2 : B$ $V_6 = 0V$ $V_6 = 3V$			66 30	85 40	mA
- I _{2L}	Output Leakage Current	$V_i = 46V, V_6 = 3V, S1 : B, S2 : A, V_7 = 0V$				2	mA

Note

(1) : Using min. 7 A schottky diode.
(2) : Guaranteed by design, not 100 % tested in production.



ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
SOFT STA	ART						
I _{5 so}	Source Current	$V_6 = 0V, V_5 = 3V$	80	130	150	μΑ	6b
I _{5 si}	Sink Current	$V_6 = 3V, V_5 = 3V$	50	70	120	μΑ	6b
NHIBIT							
V _{6L} V _{6H}	Input Voltage Low Level High Level	$V_i = 9V \text{ to } 46V, V_7 = 0V, S1 : B, S2 : B$	- 0.3 2		0.8 5.5	V	6a
– I _{6L} – I _{6H}	Input Current with Input Voltage Low Level High Level	$ \begin{array}{l} V_i = 9V \ to \ 46V, \ V_7 = 0V, \\ S1 : B, \ S2 : B \\ V_6 = 0.8V \\ V_6 = 2V \end{array} $			10 3	μА	6a
ERROR A	MPLIFIER						
V _{9H}	High Level Output Voltage	$V_{10} = 4.7V, I_9 = 100 \mu A, S1 : A, S2 : A$	3.5			V	6c
V _{9L}	Low Level Output Voltage	$V_{10} = 5.3V$, $I_9 = 100\mu A$, $S1:A,S2:E$			0.5	V	6c
I _{9 si}	Sink Output Current	V ₁₀ = 5.3V, S1 : A, S2 : B	100	150		μΑ	6c
- I _{9 so}	Source Output Current	V ₁₀ = 4.7V, S1 : A, S2 : D	100	150		μΑ	6c
I ₁₀	Input Bias Current	V ₁₀ = 5.2V, S1 : B V ₁₀ = 6.4V, S1 : B, L296P		2 2	10 10	μA μA	6c 6c
Gν	DC Open Loop Gain	$V_9 = 1V \text{ to } 3V, \text{ S1 : A, S2 : C}$	46	55		dB	6c
OSCILLAT	TOR AND PWM COMPARAT	OR					
- I ₇	Input Bias Current of PWM Comparator	$V_7 = 0.5V$ to 3.5V			5	μА	6a
- I ₁₁	Oscillator Source Current	V ₁₁ = 2V, S1 : A, S2 : B	5			mA	
RESET							
V _{12 R}	Rising Threshold Voltage	V _i = 9V to 46V,	V _{ref} -150mV	V _{ref} -100mV	V _{ref} -50mV	V	6d
V ₁₂ F	Falling Threshold Voltage	S1 : B, S2 : B	4.75	V _{ref} -150mV	V _{ref} -100mV	V	6d
V _{13 D}	Delay Thershold Voltage		4.3	4.5	4.7	V	6d
V ₁₃ H	Delay Threshold Voltage Hysteresis	V ₁₂ = 5.3V, S1 : A, S2 : B		100		mV	6d
V ₁₄ S	Output Saturation Voltage	$I_{14} = 16\text{mA}, V_{12} = 4.7\text{V}, S1, S2 : B$			0.4	V	6d
I ₁₂	Input Bias Current	V ₁₂ = 0V to V _{ref} , S1 : B, S2 : B		1	3	μΑ	6d
- I _{13 so}	Delay Source Current Delay Sink Current	$V_{13} = 3V, S1 : A, S2 : B$ $V_{12} = 5.3V$ $V_{12} = 4.7V$	70 10	110	140	μA mA	6d
I ₁₄	Output Leakage Current	$V_i = 46V, V_{12} = 5.3V, S1 : B, S2 : A$			100	μΑ	6d
CROWBA	R						
V ₁	Input Threshold Voltage	S1 : B	5.5	6	6.4	V	6b
V ₁₅	Output Saturation Voltage	$V_i = 9V \text{ to } 46V, \ V_i = 5.4V, \ I_{15} = 5mA, \ S1: A$		0.2	0.4	V	6b
l ₁	Input Bias Current	V ₁ = 6V, S1 : B			10	μΑ	6b
- I ₁₅	Output Source Current	$V_i = 9V \text{ to } 46V, V_1 = 6.5V, V_{15} = 2V, S1 : B$	70	100		mA	6b

Figure 4: Dynamic Test Circuit




Figure 5: PC. Board and Component Layout of the Circuit of Figure 4 (1:1 scale)




Figure 6 : DC Test Circuits.

Figure 6a.




Figure 6b.




Figure 6c.




Figure 6d.




Figure 7: Quienscent Drain Current vs. Supply Voltage (0 % Duty Cycle - see fig. 6a).




Figure 9: Quiescent Drain Current vs. Junction Temperature (0 % Duty Cycle see fig. 6a).




Figure 11: Reference Voltage (pin 10) vs. V_I (see fig. 4).




Figure 8: Quienscent Drain Current vs. Supply Voltage (100 % Duty Cycle see fig. 6a).




Figure 10: Quiescent Drain Current vs. Junction Temperature (100 % Duty Cycle see fig. 6a).




Figure 12 : Reference Voltage (pin 10) vs. Junction Temperature (see fig. 4).




Figure 13: Open Loop Frequency and Phase Response of Error Amplifier (see fig. 6c).




Figure 15 : Switching Frequency vs. Junction Temperature (see fig. 4).




Figure 17: Line Transient Response (see fig. 4).




Figure 14 : Switching Frequency vs. Input Voltage (see fig. 4).




Figure 16 : Switching Frequency vs. R1 (see fig. 4).




Figure 18: Load Transient Response (see fig. 4).




Figure 19: Supply Voltage Ripple Rejection vs. Frequency (see fig. 4).




Figure 21 : Dropout Voltage Between Pin 3 and Pin 2 vs. Junction Temperature.




Figure 23 : Power Dissipation (device only) vs. Input Voltage.




Figure 20 : Dropout Voltage Between Pin 3 and Pin 2 vs. Current at Pin 2.




Figure 22: Power Dissipation Derating Curve.




Figure 24 : Power Dissipation (device only) vs. Input voltage.




Figure 25: Power Dissipation (device only) vs. Output Voltage (see fig. 4).




Figure 27: Voltage and Current Waveforms at Pin 2 (see fig. 4).




Figure 29: Efficiency vs. Output Voltage.




Figure 26 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).




Figure 28 : Efficiency vs. Output Current.




Figure 30: Efficiency vs. Output Voltage.




Figure 31 : Current Limiting Threshold vs. R_{pin 4} (L296P only).




Figure 33 : Current Limiting Threshold vs. Supply Voltage.






Figure 32 : Current Limiting Threshold vs. Junction Temperature.



APPLICATION INFORMATION

Figure 34: Typical Application Circuit.



(*) Minimum value (10 μ F) to avoid oscillations ; ripple consideration leads to typical value of 1000 μ F or higher L1 : 58930 - MPP COGEMA 946044 ; GUP 20 COGEMA 946045

SUGGESTED INDUCTOR (L1)

Core Type	No Turns	Wire Gauge	Air Gap
Magnetics 58930 – A2MPP	43	1.0 mm	_
Thomson GUP 20 x 16 x 7	65	0.8 mm	1 mm
Siemens EC 35/17/10 (B6633& - G0500 - X127)	40	2 x 0.8 mm	_
VOGT 250 μH Toroidal Coil, Part Number 5730501800			

Resistor Values for Standard Output Voltages				
V ₀ R8 R7				
12 V 15 V 18 V 24 V	4.7 ΚΩ 4.7 ΚΩ 4.7 ΚΩ 4.7 ΚΩ	6.2 ΚΩ 9.1 ΚΩ 12 ΚΩ 18 ΚΩ		




Figure 35: P.C. Board and Component Layout of the Circuit of fig. 34 (1:1 scale)

SELECTION OF COMPONENT VALUES (see fig. 34)

Component	Recommended Purpose		Allowe	d Rage	Notes	
Component	Value	ruipose	Min.	Max.	Notes	
R1 R2	_ 100 kΩ	Set Input Voltage Threshold for Reset.	_	220kΩ	$R1/R2 \frac{V_{i min}}{5} - 1$	
					If output voltage is sensed R1 and R2 may be limited and pin 12 connected to pin 10.	
R3	4.3 kΩ	Sets Switching Frequency	1 kΩ	100kΩ		
R4	10 kΩ	Pull-down Resistor		22kΩ	May be omitted and pin 6 grounded if inhibit not used.	
R5	15 kΩ	Frequency Compensation	10kΩ			
R6		Collector Load For Reset Output	$\frac{V_0}{0.05A}$		Omitted if reset function not used.	
R7 R8	_ 4.7 kΩ	Divider to Set Output Voltage	_	_ 1kΩ	$R7/R8 = \frac{V_0 - V_{REF}}{V_{REF}} -$	
R _{iim}	_	Sets Current Limit Level	7.5kΩ		If R _{iim} is omitted and pin 4 left open the current limit is internally fixed.	
C1	10 μF	Stability	2.2μF			
C2	2.2 μF	Sets Reset Delay	_	_	Omitted if reset function not used.	
C3	2.2 nF	Sets Switching Frequency	1 nF	3.3nF		
C4	2.2 μF	Soft Start	1 μF	_	Also determines average short circuit current.	
C5	33 nF	Frequency Compensation				
C6	390 pF	High Frequency Compensation	_	_	Not required for 5 V operation.	
C7, C8 L1	100 μF 300 μH	Output Filter	_ 100μH	_		
Q1		Crowbar Protection			The SCR must be able to withstand the peak discharge current of the output capacitor and the short circuit current of the device.	
D1		Recirculation Diode			7A Schottky or 35 ns t _{rr} Diode.	

Figure 36: A Minimal 5.1 V Fixed Regulator. Very Few Components are Required.

Figure 37: 12 V/10 A Power Supply.




Figure 38: Programmable Power Supply.




Figure 39: Preregulator for Distributed Supplies.




Figure 40: In Multiple Supplies Several L296s can be Synchronized As Shown.




Figure 41 : Voltage Sensing for Remote Load.




Figure 42: A 5.1 V/15 V/24 V Multiple Supply. Note the Synchronization of the Three L296s.





Figure 43: 5.1V/2A Power Supply using External Limiting Current Resistor and Crowbar Protection on the Supply Voltage (L296P only)




SOFT-START AND REPETITIVE POWER-ON

When the device is repetitively powered-on, the softstart capacitor, C_{SS}, must be discharged rapidly to ensure that each start is "soft". This can be achieved economically using the reset circuit, as shown in Figure 44.

In this circuit the divider R1, R2 connected to pin 12 determines the minimum supply voltage, below which the open collector transistor at the pin 14 output discharges $C_{\rm SS}$.

Figure 44




The approximate discharge times obtained with this circuit are:

CSS (μF)	tDIS (μs)
2.2	200
4.7	300
10	600

If these times are still too long, an external PNP tran-

sistor may be added, as shown in Figure 45; with this circuit discharge times of a few microseconds may be obtained.

Figure 45



HOW TO OBTAIN BOTH RESET AND POWER FAIL


Figure 46 illustrates how it is possible to obtain at the same time both the power fail and reset functions simply by adding one diode (D) and one resistor (R). In this case the Reset delay time (pin 13) can only start when the output voltage is $V_O \ge V_{REF}$ - 100mV and the voltage accross R2 is higher than 4.5V.

With the hysteresis resistor it is possible to fix the input pin 12 hysteresis in order to increase immunity to the 100Hz ripple present on the supply voltage.

Moreover, the power fail and reset delay time are automatically locked to the soft-start. Soft-start and delayed reset are thus two sequential functions.


The hysteresis resistor should be In the range of aboit $100k\Omega$ and the pull-up resistor of 1 to $2.2k\Omega$.

Figure 46



MULTIWATT15 VERTICAL PACKAGE MECHANICAL DATA

Dimensions		Millimeters			Inches	
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.
А			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
Е	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L	22.1		22.6	0.870		0.890
L1	22		22.5	0.866		0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
M	4.2	4.3	4.6	0.165	0.169	0.181
M1	4.5	5.08	5.3	0.177	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia. 1	3.65		3.85	0.144		0.152



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.






2.5A POWER SWITCHING REGULATOR

- 2.5A OUTPUT CURRENT
- 5.1V TO 40V OPUTPUT VOLTAGE RANGE
- PRECISE (± 2%) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN



The L4960 is a monolithic power switching regulator delivering 2.5A at a voltage variable from 5V to 40V in step down configuration.


Features of the device include current limiting, soft start, thermal protection and 0 to 100% duty cycle for continuous operation mode.



The L4960 is mounted in a Heptawatt plastic power package and requires very few external components.


Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.

BLOCK DIAGRAM



April 1995 1/15

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₁	Input voltage	50	V
V ₁ - V ₇	Input to output voltage difference	50	V
V ₇	Negative output DC voltage	-1	V
	Negative output peak voltage at t = 0.1μs; f = 100KHz	-5	V
V ₃ , V ₆	Voltage at pin 3 and 6	5.5	V
V ₂	Voltage at pin 2	7	V
l ₃	Pin 3 sink current	1	mA
l ₅	Pin 5 source current	20	mA
P _{tot}	Power dissipation at T _{case} ≤ 90°C	15	W
T _j , T _{stg}	Junction and storage temperature	-40 to 150	°C

PIN FUNCTIONS

N°	NAME	FUNCTION
1	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
4	GROUND	Common ground terminal.
5	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency.
6	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
7	OUTPUT	Regulator output.

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th j-case}	Thermal resistance junction-case max	4	°C/W
R _{th j-amb}	Thermal resistance junction-ambient max	50	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25$ °C, $V_i = 35V$, unless otherwise specified)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
DYNAMI	C CHARACTERISTICS						
Vo	Output voltage range	Vi = 46V	I _o = 1A	Vref		40	V
Vi	Input voltage range	$V_o = V_{ref}$ to 36V	I _o = 2.5A	9		46	V
ΔVo	Line regulation	V _i = 10V to 40V V _c	$_{o} = V_{ref}$ $I_{o} = 1A$		15	50	mV
ΔVo	Load regulation	$V_{o} = V_{ref}$	I _o = 0.5A to 2A		10	30	mV
V _{ref}	Internal reference voltage (pin 2)	V _i = 9V to 46V	I _o = 1A	5	5.1	5.2	V
$\frac{\Delta \ V_{ref}}{\Delta \ T}$	Average temperature coefficient of refer voltage	$T_j = 0$ °C to 125°C $I_o = 1$ A			0.4		mV/°C
V _d	Dropout voltage	I ₀ = 2A			1.4	3	V
I _{om}	Maximum operating load current	V _i = 9V to 46V V _o = V _{ref} to 36V		2.5			А
I _{7L}	Current limiting threshold (pin 7)	V _i = 9V to 46V V _o = V _{ref} to 36V		3		4.5	А
I _{SH}	Input average current	V _i = 46V; output s	short-circuit		30	60	mA
η	Efficiency	f = 100KHz	$V_0 = V_{ref}$		75		%
		I ₀ = 2A	V _o = 12V		85		%
SVR	Supply voltage ripple rejection	$\begin{array}{l} \Delta \ V_i = 2 V_{rms} \\ \text{fripple} = 100 \text{Hz} \\ V_o = V_{ref} \end{array}$	lo = 1A	50	56		dB
f	Switching frequency			85	100	115	KHz
$\frac{\Delta f}{\Delta V_i}$	Voltage stability of switching frequency	V _i = 9V to 46V			0.5		%
$\frac{\Delta f}{\Delta T_j}$	Temperature stability of switching frequency	T _j = 0°C to 125°C			1		%
f _{max}	Maximum operating switching frequency	$V_o = V_{ref}$	I ₀ = 2A	120	150		KHz
T _{sd}	Thermal shutdown junction temperature				150		°C

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
C CHA	RACTERISTICS						
I _{1Q}	Quiescent drain current	100% duty cycle pins 5 and 7 open)/ 46\/		30	40	mA
		0% duty cycle	V _i = 46V		15	20	mA
-l _{7L}	Output leakage current	0% duty cycle				1	mA
OFT ST	TART						
I _{6SO}	Source current			100	140	180	μА
I _{6SI}	Sink current			50	70	120	μА
RROR	AMPLIFIER	•					
V _{3H}	High level output voltage	V ₂ = 4.7V	I ₃ = 100μA	3.5			V
V _{3L}	Low level output voltage	V ₂ = 5.3V	I ₃ = 100μA			0.5	٧
I _{3SI}	Sink output current	V ₂ = 5.3V		100	150		μА
-I _{3SO}	Source output current	V ₂ = 4.7V		100	150		μΑ
l ₂	Input bias current	V ₂ = 5.2V			2	10	μА
G _v	DC open loop gain	V ₃ = 1V to 3V		46	55		dB
SCILLA	ATOR	•		•			•
-l ₅	Oscillator source current			5			mA

CIRCUIT OPERATION (refer to the block diagram)

The L4960 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 2.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to \pm 2%).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 3. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{ss} and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.






Figure 2. Current limiter waveforms




Figure 3. Test and application circuit




Figure 4. Quiescent drain current vs. supply voltage (0% duty cycle)




Figure 5. Quiescent drain current vs. supply voltage (100% duty cycle)




Figure 6. Quiescent drain current vs. junction temperature (0% duty cycle)




Figure 7. Quiescent drain current vs. junction temperature (100% duty cycle)




Figure 8. Reference voltage (pin 2) vs. V_i




Figure 9. Reference voltage versus junction temperature (pin 2)




Figure 10. Open loop frequency and phase responde of error amplifier




Figure 11. Switching frequency vs. input voltage




Figure 12. Switching frequency vs. junction temperature




Figure 13. Switching frequency vs. R2 (see test circuit)




Figure 14. Line transient response




Figure 15. Load transient response




Figure 16. Supply voltage ripple rejection vs. frequency




Figure 17. Dropout voltage between pin 1 and pin 7 vs. current at pin 7




Figure 18. Dropout voltage between pin 1 and 7 vs. junction temperature




Figure 19. Power dissipation derating curve




Figure 20. Efficiency vs. output current




Figure 21. Efficiency vs. output current




Figure 22. Efficiency vs. output current





Figure 23. Efficiency vs. output voltage



APPLICATION INFORMATION

Figure 24. Typical application circuit





Figure 25. P.C. board and component layout of the Fig. 24 (1:1 scale)



	Resistor values for andard output voltages					
Vo	R3	R4				
12V 15V 18V 24V	4.7KΩ 4.7KΩ 4.7KΩ 4.7KΩ	6.2KΩ 9.1KΩ 12KΩ 18KΩ				

APPLICATION INFORMATION

Figure 26. A minimal 5.1V fixed regulator; Very few component are required






Figure 27. Programmable power supply



APPLICATION INFORMATION (continued)

Figure 28. Microcomputer supply with + 5.1V, -5V, +12V and -12V outputs



APPLICATION INFORMATION (continued)

Figure 29. DC-DC converter $5.1V/4A, \pm 12V/2.5A$; a suggestion how to synchronize a negative output






Figure 30. - In multiple supplies several L4960s can be synchronized as shown



APPLICATION INFORMATION (continued)

Figure 31. Regulator for distributed supplies




MOUNTING INSTRUCTION

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the Heptawatt package attaching the hetsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink


and the package it is better to insert a layer of silicon grease, to optimize the thermal contact, no electrical isolation is needed between the two surfaces.

Figure 32. Mounting example



HEPTAWATT PACKAGE MECHANICAL DATA

DIM.	mm			inch			
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			4.8			0.189	
С			1.37			0.054	
D	2.4		2.8	0.094		0.110	
D1	1.2		1.35	0.047		0.053	
Е	0.35		0.55	0.014		0.022	
F	0.6		0.8	0.024		0.031	
F1			0.9			0.035	
G	2.41	2.54	2.67	0.095	0.100	0.105	
G1	4.91	5.08	5.21	0.193	0.200	0.205	
G2	7.49	7.62	7.8	0.295	0.300	0.307	
H2			10.4			0.409	
H3	10.05		10.4	0.396		0.409	
L		16.97			0.668		
L1		14.92			0.587		
L2		21.54			0.848		
L3		22.62			0.891		
L5	2.6		3	0.102		0.118	
L6	15.1		15.8	0.594		0.622	
L7	6		6.6	0.236		0.260	
М		2.8			0.110		
M1		5.08			0.200		
Dia	3.65		3.85	0.144		0.152	



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES


Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.





1.5A POWER SWITCHING REGULATOR

- 1.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE (± 2%) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN



DESCRIPTION


The L4962 is a monolithic power switching regulator delivering 1.5A at a voltage variable from 5V to 40V in step down configuration.

Features of the device include current limiting, soft start, thermal protection and 0 to 100% duty cycle for continuous operating mode.

The L4962 is mounted in a 16-lead Powerdip plastic package and Heptawatt package and requires very few external components.

Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.

BLOCK DIAGRAM




March 1996 1/15

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₇	Input voltage	50	V
V ₇ - V ₂	Input to output voltage difference	50	V
V ₂	Negative output DC voltage	-1	V
	Output peak voltage at t = 0.1μs; f = 100KHz	-5	V
V ₁₁ , V ₁₅	Voltage at pin 11, 15	5.5	V
V ₁₀	Voltage at pin 10	7	V
I ₁₁	Pin 11 sink current	1	mA
I ₁₄	Pin 14 source current	20	mA
P _{tot}	Power dissipation at $T_{pins} \le 90$ °C (Powerdip) $T_{case} \le 90$ °C (Heptawatt)	4.3 15	W W
Tj, Tstg	Junction and storage temperature	-40 to 150	°C

PIN CONNECTION (Top view)



THERMAL DATA

Symbol	Parameter	Heptawatt	Powerdip
R _{th j-case}	Thermal resistance junction-case max	4°C/W	-
R _{th i-pins}	Thermal resistance junction-pins max	-	14°C/W
R _{th j-amb}	Thermal resistance junction-ambient max	50°C/W	80°C/W*

^{*} Obtained with the GND pins soldered to printed circuit with minimized copper area.

PIN FUNCTIONS

HEPTAWATT	POWERDIP	NAME	FUNCTION
1	7	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	10	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	11	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.

PIN FUNCTIONS (cont'd)

HEPTAWATT	POWERDIP	NAME	FUNCTION
4	4, 5, 12, 13	GROUND	Common ground terminal.
5	14	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
6	15	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
7	2	OUTPUT	Regulator output.
	1, 3, 6, 8, 9, 16		N.C.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, T_j = 25 °C, V_i = 35V, unless otherwise specified)

Symbol	Parameter	Test Condition s			Тур.	Max.	Unit
DYNAMI	C CHARACTERISTICS						
Vo	Output voltage range	V _i = 46V	I ₀ = 1A	V_{ref}		40	V
Vi	Input voltage range	V _o = V _{ref} to 36V	I _o = 1.5A	9		46	V
ΔVo	Line regulation	$V_i = 10V \text{ to } 40V V_o$	$= V_{ref}$ $I_0 = 1A$		15	50	mV
ΔVo	Load regulation	$V_o = V_{ref}$	$I_0 = 0.5A \text{ to } 1.5A$		8	20	mV
V_{ref}	Internal reference voltage (pin 10)	V _i = 9V to 46V	5	5.1	5.2	٧	
$\frac{\Delta V_{ref}}{\Delta T}$	Average temperature coefficient of refer. voltage	$T_j = 0$ °C to 125°C $I_0 = 1$ A		0.4		mV/°C	
V_d	Dropout voltage	I _o = 1.5A		1.5	2	V	
l _{om}	Maximum operating load current	V _i = 9V to 46V V _o = V _{ref} to 36V					А
I _{2L}	Current limiting threshold (pin 2)	$V_i = 9V \text{ to } 46V$ $V_o = V_{ref} \text{ to } 36V$	2		3.3	А	
I _{SH}	Input average current	$V_i = 46V$; output s		15	30	mA	
η	Efficiency	f = 100KHz	$V_o = V_{ref}$		70		%
		I _o = 1A	V _o = 12V		80		%
SVR	Supply voltage ripple rejection	$\begin{array}{l} \Delta \ V_i = 2 V_{rms} \\ \text{fripple} = 100 Hz \\ V_o = V_{ref} \end{array}$	lo = 1A	50	56		dB

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Co	Min.	Тур.	Max.	Unit			
DYNAMIC CHARACTERISTICS (cont'd)									
f	Switching frequency			85	100	115	KHz		
$\frac{\Delta f}{\Delta V_i}$	Voltage stability of switching frequency	V _i = 9V to 46V			0.5		%		
$\frac{\Deltaf}{\DeltaT_j}$	Temperature stability of switching frequency	$T_j = 0$ °C to 125°C			1		%		
f _{max}	Maximum operating switching frequency	V _o = V _{ref}	I ₀ = 1A	120	150		KHz		
T _{sd}	Thermal shutdown junction temperature				150		°C		
C CHA	RACTERISTICS								
I _{7Q}	Quiescent drain current	100% duty cycle pins 2 and 14 open	V 46V		30	40	mA		
		0% duty cycle	V _i = 46V		15	20	mA		
-l _{2L}	Output leakage current	0% duty cycle				1	mA		
SOFT ST	ΓART								
I _{15SO}	Source current			100	140	180	μА		
I _{15SI}	Sink current			50	70	120	μА		
RROR	AMPLIFIER								
V _{11H}	High level output voltage	V ₁₀ = 4.7V	I ₁₁ = 100μA	3.5			V		
V _{11L}	Low level output voltage	V ₁₀ = 5.3V	I ₁₁ = 100μA			0.5	V		
I _{11SI}	Sink output current	V ₁₀ = 5.3V		100	150		μΑ		
-I _{11SO}	Source output current	V ₁₀ = 4.7V		100	150		μΑ		
I ₁₀	Input bias current	V ₁₀ = 5.2V			2	10	μА		
Gv	DC open loop gain	V ₁₁ = 1V to 3V		46	55		dB		
SCILL	ATOR			•					
-l ₁₄	Oscillator source current			5			mA		

CIRCUIT OPERATION (refer to the block diagram)

The L4962 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 1.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to \pm 2%).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 11. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor $C_{\rm SS}$ and

allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Figure 1. Soft start waveforms




Figure 2. Current limiter waveforms




Figure 3. Test and application circuit (Powerdip)




Figure 4. Quiescent drain current vs. supply voltage (0% duty cycle)




Figure 5. Quiescent drain current vs. supply voltage (100% duty cycle)




Figure 6. Quiescent drain current vs. junction temperature (0% duty cycle)




Figure 7. Quiescent drain current vs. junction temperature (100% duty cycle)




Figure 8. Reference voltage (pin 10) vs. V_i rdip) vs. V_i




Figure 9. Reference voltage (pin 10) vs. junction temperature




Figure 10. Open loop frequency and phase re-sponse of error amplifier




Figure 11. Switching frequency vs. input voltage




Figure 12. Switching frequency vs. junction temperature




Figure 13. Switching frequency vs. R2 (see test circuit)




Figure 14. Line transient response




Figure 15. Load transient response




Figure 16. Supply voltage ripple rejection vs. frequency




Figure 17. Dropout voltage between pin 7 and pin 2 vs. current at pin 2




Figure 18. Dropout voltage between pin 7 and 2 vs. junction temperature




Figure 19. Efficiency vs. output current




Figure 20. Efficiency vs. output current




Figure 21. Efficiency vs. output current




Figure 22. Efficiency vs. output voltage




Figure 23. Efficiency vs. output voltage





Figure 24. Maximum allowable power dissipation vs. ambient temperature (Powerdip)



APPLICATION INFORMATION

Figure 25. Typical application circuit





Figure 26. P.C. board and component layout of the circuit of Fig. 25 (1:1 scale)



Resistor values for standard output 7 voltages							
V o	V _o R3 R4						
12V 15V 18V 24V	4.7KΩ 4.7KΩ 4.7KΩ 4.7KΩ	6.2KΩ 9.1KΩ 12KΩ 18KΩ					

APPLICATION INFORMATION (continued)

Figure 27. - A minimal 5.1V fixed regulator; Very few component are required





Figure 28. Programmable power supply



APPLICATION INFORMATION (continued)

Figure 29. DC-DC converter 5.1V/4A, \pm 12V/1A. A suggestion how to synchronize a negative output




Figure 30. In multiple supplies several L4962s can be synchronized as shown





Figure 31. Preregulator for distributed supplies



L2 and C2 are necessary to reduce the switching frequency spikes when linear regulators are remote from L4962

MOUNTING INSTRUCTION

The Rth-j-amb of the L4962 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 32).

The diagram of figure 33 shows the $R_{th-j-amb}$ as a function of the side "I" of two equal square copper areas having the thickness of 35 μ (1.4 mils). During

soldering the pins temperature must not exceed 260°C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper are must be connected to electrical ground.

Figure 32. Example of P.C. board copper area which is used as heatsink






Figure 33. Maximum dissipable power and junction to ambient thermal resistance vs. side "I"




POWERDIP PACKAGE MECHANICAL DATA

DIM.	mm					
DiWi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			20.0			0.787
Е		8.80			0.346	
е		2.54			0.100	
e3		17.78			0.700	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
Z			1.27			0.050



HEPTAWATT PACKAGE MECHANICAL DATA

DIM.		mm			inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α			4.8			0.189		
С			1.37			0.054		
D	2.4		2.8	0.094		0.110		
D1	1.2		1.35	0.047		0.053		
E	0.35		0.55	0.014		0.022		
F	0.6		0.8	0.024		0.031		
F1			0.9			0.035		
G	2.41	2.54	2.67	0.095	0.100	0.105		
G1	4.91	5.08	5.21	0.193	0.200	0.205		
G2	7.49	7.62	7.8	0.295	0.300	0.307		
H2			10.4			0.409		
H3	10.05		10.4	0.396		0.409		
L		16.97			0.668			
L1		14.92			0.587			
L2		21.54			0.848			
L3		22.62			0.891			
L5	2.6		3	0.102		0.118		
L6	15.1		15.8	0.594		0.622		
L7	6		6.6	0.236		0.260		
M		2.8			0.110			
M1		5.08			0.200			
Dia	3.65		3.85	0.144		0.152		



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.






1.5A SWITCHING REGULATOR

- 1.5A OUTPUT LOAD CURRENT
- 5.1 TO 36V OUTPUT VOLTAGE RANGE
- DISCONTINUOUS VARIABLE FREQUENCY MODE
- PRECISE (+/-2%) ON CHIP REFERENCE
- VERY HIGH EFFICIENCY
- VERY FEW EXTERNAL COMPONENTS
- NO FREQ. COMPENSATION REQUIRED
- RESET AND POWER FAIL OUTPUT FOR MI-CROPROCESSOR
- INTERNAL CURRENT LIMITING
- THERMAL SHUTDOWN




The L4963 is a monolithic power switching regulator delivering 1.5A at 5.1V. The output voltage is adjustable from 5.1V to 36V, working in discontinuous variable frequency mode. Features of the device include remote inhibit, internal current limiting and thermal protection, reset and power fail outputs for microprocessor.



The L4963 is mounted in a 12+3+3 lead Powerdip (L4963) and SO20 large (L4963D) plastic packages and requires very few external components.

BLOCK DIAGRAM




October 1991 1/17

ABSOLUTE MAXIMUM RATINGS

Syı	mbol	Parameter Parameter	Value	Unit
SO20	Powerdip	raiametei	value	Offic
,	Vi	Input Voltage (pin 1 and pin 3 connected togheter)	47	V
V ₃	-V ₂	Input to Output Voltage Difference	47	V
`	V ₂	Negative Output DC Voltage	-1	V
`	V ₂	Negative Output Peak Voltage at t=0.2 μs, f=50kHz	- 5	V
V ₈	V ₇	Power Fail Input	25	V
V ₉ , V ₁₁	V ₈ , V ₁₀	Reset and Power Fail Output	Vi	
V ₁₀	V ₉	Reset Delay Input	5.5	V
V ₁₃ , V ₁₈	V ₁₂ , V ₁₆	Feedback and Inhibit Inputs	7	V
V ₁₉ , V ₂₀	V ₁₇ , V ₁₈	Oscillator Inputs	5.5	V
F	tot	Total Power Dissipation Tpins \leq 90°C (Power DIP) (T _{amb} = 70°C no copper area on PCB) (T _{amb} = 70°C, 4cm ² copper area on PCB)	5 1.3 2	W W W
T _{st}	g, T _j	Storage & Junction Temperature (Tamb = 70°C 6cm² copper area on PCB)	-40 to 150 1.45	°C W
F	otot	Total Power Dissipation Tpins ≤90°C (SO20L)	4	W

PIN CONNECTION (top view)





PIN FUNCTIONS

SO20L	Power DIP	Name	Description
1	1	SIGNAL SUPPLY VOLTAGE	Must be Connected to pin 3
2	2	OUTPUT	Regulator output
3	3	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
4, 5, 6, 7 14, 15, 16, 17	4, 5, 6 13, 14, 15	GROUND	Common ground terminal
8	7	POWER FAIL INPUT	Input of the power fail circuit. The threshold can be modified introducing an external voltage divider between the Supply Voltage and GND.
9	8	POWER FAIL OUTPUT	Open collector power fail signal output. This output is high when the supply voltage is safe.
10	9	RESET DELAY	A capacitor connected between this terminal and ground determines the reset signal delay time.
11	10	RESET OUTPUT	Open collector reset signal output. This output is high when the output voltage value is correct.
12	11	REFERENCE VOLTAGE	Reference voltage output.
13	12	FEEDBACK INPUT	Feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
18	16	INHIBIT INPUT	TTL level remote inhibit. A logic low level on this input disables the device.
19	17	C OSCILLATOR	Oscillator waveform. A capacitor connected between this terminal and ground modifies the maximum oscillator frequency.
20	18	R OSCILLATOR FREQ.	A resistor connected between this terminal and ground defines the maximum switching frequency.

THERMAL DATA

Symbol	Parameter	SO20	Powerdip	Unit	
R _{th j-pins}	Thermal Resistance Junction to Pins	max.	15	12	°C/W
R _{th j-amb}	Thermal Resistance Junction to Ambient (*)	max.	85	80	°C/W

(*) See Fig. 28



CIRCUIT DESCRIPTION (Refer to Block Diagram)

The L4963 is a monolithic stepdown regulator providing 1.5A at 5.1V working in discontinuous variable frequency mode. In normal operation the device resonates at a frequency depending primarily on the inductance value, the input and output voltage and the load current. The maximum switching however can be limited by an internal oscillator, which can be programmed by only one external resistor.

The fondamental regulation loop consists of two comparators, a precision 5.1V on-chip reference and a drive latch. Briefly the operation is as follows: when the choke ends its discharge the catch free-wheeling recirculation filter diode begins to come out of forward conduction so the output voltage of the device approaches ground. When the output voltage reaches –0.1V the internal comparator sets the latch and the power stage is turned on. Then the inductor current rises linearly until the voltage sensed at the feedback input reaches the 5.1V reference.

The second comparator then resets the latch and the output stage is turned off. The current in the choke falls linearly until it is fully discharged, then the cycle repeats. Closing the loop directly gives an output voltage of 5.1V. Higher output voltages are

obtained by inserting a voltage divider and this method of control requires no frequency compensation network. At output voltages greater than 5.1V the available output current must be derated due to the increased power dissipation of the device.

Output overload protection is provided by an internal current limiter. The load current is sensed by a on-chip metal resistor connected to a comparator which resets the latch and turns off the power stage in overload condition. The reset circuits (see fig. 1) generates an output high signal when the output voltage value is correct. It has an open collector output and the output signal delay time can be programmed with an external capacitor. A powerfail circuit is also available and is used to monitor the supply voltage. Its output goes high when the supply voltage reaches a pre-programmed treshold set by a voltage divider to its input from the supply to ground. With the input left open the threshold is approximately equal to 5.1V. The output of the power fail is an open collector.

A TTL level inhibit is provided for applications such as remote on/off control. This input is activated by a low logic level and disables circuits operation.

The thermal overload circuit disables the device when the junction temperature is about 150°C and has hysteresis to prevent unstable conditions.




Figure 1: Reset and Power Fail Function

ELECTRICAL CHARACTERISTIC (Refer to the test circuit $V_i = 30V T_j = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Condition s		Min.	Тур.	Max.	Unit	Fig.
DYNAMIC	CHARACTERISTICS				-			
Vo	Output Voltage Range	V _i = 46V I _o = 0.5A		V _{ref}		36	V	2
Vi	Input Voltage Range	$V_o = V_{ref}$ to 36V $I_o = 0.5A$		9		46	V	2
V ₁₂	Feedback Voltage	V _i = 9 to 46	V I _o = 0.5A	5	5.1	5.2	V	2
l ₁₂	Input Bias Current	$V_i = 15V V_1 V_{17f} = 5V$	₂ = 6V		5	20	μΑ	3a
Vos ₁₂	Input Off set Voltage				5	10	mV	3a
ΔV_{o}	Line Regulation	$V_i = 9 \text{ to } 46$ $I_0 = 0.5A$	$V V_0 = V_{ref}$		15	50	mV	2
ΔV_0	Load Regulation	$V_o = V_{ref}$ $I_o = 0.5 \text{ to } 1$.5A		15	45	mV	2
V_{d}	Dropout Voltage Between pin 3 and pin 2	$\begin{array}{c} I_2 = 3A \\ V_i = 20V \end{array}$			1.5	2	V	2
I _{2L}	Current Limiting	$V_i = 9 \text{ to } 46$ $V_o = V_{ref} \text{ to}$		3.5		6.5	А	2
Io	Maximum Operating Load Current	$V_i = 9 \text{ to } 46$	$V V_0 = V_{ref}$	1.5			А	2
SVR	Supply Voltage Ripple Rejection	$V_i = 2Vrms V_o = V_{ref}$ fripple = 100Hz $I_o = 1.5A$		50	56		dB	2
V ₁₁	Reference Voltage	V _i = 9 to 46V O < I ₁₁ < 5mA		5	5.1	5.2	V	3a
	Average Temperature Coefficient of Ref. Volt.	$T_j = 0 \text{ to } 12$	5 °C		0.4		mV/°C	-
ΔV_{11}	V _{ref} Line Regulation	$V_i = 9 \text{ to } 46$	V		10	20	mV	3a
ΔV_{11}	V _{ref} Line Regulation	$I_{ref} = 0 \text{ to } 5r$ $V_i = 46V R_c$		65 69	7	15	mV	3a
η	Efficiency	$I_0 = 1.5 A V_0$	$_{o} = V_{ref}$	65	75		%	2
T _{sd}	Thermal Shutdown Junction Temperature			145	150		°C	-
	Hysteresis				30		°C	1
DC CHARA	ACTERISTICS							
Iq	Quescent Drain Current	$V_i = 46V$ $I_0 = 0mA$	$V_{16} = V_{12} = 0$		14	20	mA	3a
			$V_{16} = V_{ref}$ $V_{12} = 5.3V$		11	16	mA	3a
INHIBIT								
V _{16L}	Low Input Voltage	V _i = 9 to 46V		0.3		0.8	V	2
V _{16H}	High Input Voltage	V _i = 9 to 46V		2		5.5	V	2
I _{16L}	Input Current with Low Input Voltage	V ₁₆ = 0.8V			50	100	μА	2
I _{16L}	Input Current with High Input Voltage	V ₁₆ = 2V			10	20	μА	2

L4963 - L4963D

ELECTRICAL CHARACTERISTIC (Continued)

Symbol	Parameter	Test Condition s	Min.	Тур.	Max.	Unit	Fig.
RESET							
V ₁₂	Rising Threshold Voltage	V _i = 9 to 46V	V _{ref} -150	V _{ref} -100	V _{ref} –50	mV	3b
V ₁₂	Falling Threshold Voltage	V _i = 9 to 46V	V _{ref} -150	V _{ref} -200	V _{ref} -250	mV	3b
V_{9D}	Delay Rising Thereshold Voltage	V ₇ = OPEN	4.3	4.5	4.7	V	3b
V_{9F}	Delay Falling Thereshold Voltage		1	1.5	2	V	3b
-l _{9SO}	Delay Source Current	$V_9 = 4.7V V_{12} = 5.3V$	70	110	140	μΑ	3b
I _{9SI}	Delay Sink Current	$V_9 = 4.7V V_{12} = 4.7V$	10			mA	3b
I ₁₀	Output Leakage Current	V _i = 46V V ₇ = 8.5V	50			μΑ	3b
V ₁₀	Output Saturation Volt.	$I_{10} = 15 \text{mA}; V_1 = 3 \text{ to } 46 \text{V}$			0.4	V	3b
POWER FA	AIL.						
V _R	Rising Threshold Voltage	Pin7 = open	17.5	19	20.5	V	3C
V _F	Falling Threshold Voltage	Pin7 = open	14.25	15	15.75	V	3c
V ₇	Rising Threshold Voltage	Vi = 20V	4.14	4.5	4.86	V	-
V ₇	Falling Threshold Voltage	V _i = 20V	3.325	3.5	3.675	V	_
Vs	Output Saturation Volt.	I _a = 5mA			0.4	V	3с
Is	Output Leakage Current	V _i = 46V			50	μΑ	3с
OSCILLAT	OR						
f	Oscillator Frequency	$R_T = 51K\Omega$	46	60	79	kHz	_
f	Oscillator Frequency	$V_{I} = 9 \text{ to } 46V$ $T_{j} = 0 \text{ to } 125^{\circ}C$ $R_{T} = 51K\Omega$	42		83	kHz	-

Figure 2: Test Circuit




Figure 3: DC Test Circuit

Figure 3a




Figure 3b




Figure 3c




Figure 4: Quiescent Drain Current vs. Supply Voltage (0% Duty Cycle)




Figure 6: Quiescent Drain Current vs. Junction Temperature (0% Duty Cycle)




Figure 5: Quiescent Drain Current vs. Supply Voltage (100% Duty Cycle)




Figure 7: Quiescent Drain Current vs. Junction Temperature (100% Duty Cycle)




Figure 8: Reference Voltage vs. Vi




Figure 10: Line Transient Response




Figure 12: Supply Voltage Ripple Rejection vs. Frequency




Figure 9: Reference Voltage vs. Ti




Figure 11: Load Transient




Figure 13: Dropout Voltage Between pi3 and 2 vs. Current at pin2




Figure 14: Dropout Voltage Between pin3 and 2 vs. Junction Temperature




Figure 16: Power Dissipation (device only) vs. Input Voltage (Powerdip Package Only)




Figure 18: Voltage and Current Waveform at pin2




Figure 15: Maximum Allowable PowerDissipation vs. Ambient Temperature (Powerdip Package Only)




Figure 17: Power Dissipation (device only) vs.
Output Voltage (Powerdip Package
Only)




Figure 19: Efficiency vs. Output Current (Powerdip Package Only)




Figure 20: Efficiency vs. Output Voltage (Powerdip Package Only)




Figure 22: Current Limit vs. Input Voltage




Figure 24: Oscillator Frequency vs. Junction Temperature




Figure 21: Current Limit vs. Junction Temperature $V_i = 30V$




Figure 23: Oscillator Frequency vs. R2 (see fig. 26)




Figure 25: Oscillator Frequency vs. Input Voltage





Figure 26: Evaluation Board Circuit



PART LIST

CAPACITOR				
C1	1000μF 50V EKR (*)			
C2	2.2mF 16V			
C3	1000μF 40V with low ESR			
C4	1μF 50V film			
RESISTOR				
R1	1ΚΩ			
R2	51ΚΩ			
R3	1ΚΩ			
R4	1ΚΩ			
R5, R6	see table			

Resistor Values for Standard Output Voltages					
Vo	R6	R5			
12	4.7ΚΩ	6.2ΚΩ			
15	4.7ΚΩ	9.1KW			
18	4.7ΚΩ	12KW			
24	4.7ΚΩ	18KW			

Diode: BYW98

Core: L=40µH Magnetics58121-A2MPP34 Turns

0.9mm (20AWG)

 $^{(^*)\} Minimum\ 100\mu F\ if\ V_i\ is\ apreregulated\ offline\ SMPS\ output\ or\ 1000\mu F\ if\ a\ 50Hz\ transformer\ plus\ rectifiers\ is\ used.$

TIP3

C1

R2

R1

TP2

C2

L4963

TP1

R4

R5

R6

C6

R5

Figure 27: P.C. Board and Component Layout of the Circuit of fig. 26 (Powerdip Package) (1:1 scale).

Figure 28: Thermal Characteristics




Figure 29: Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (SO20)




Figure 30: A Minimal 5.1 Fixed Regulator — Very Few Components are Required






Figure 31: A Minimal Components count for $V_0 = 12V$




POWERDIP18 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
Dilei.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			24.80			0.976
E		8.80			0.346	
е		2.54			0.100	
e3		20.32			0.800	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
Z			2.54			0.100



SO20 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			2.65			0.104
a1	0.1		0.3	0.004		0.012
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
с1			45	(typ.)		
D	12.6		13.0	0.496		0.512
E	10		10.65	0.394		0.419
е		1.27			0.050	
e3		11.43			0.450	
F	7.4		7.6	0.291		0.299
L	0.5		1.27	0.020		0.050
М			0.75			0.030
S			8 (r	max.)		



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.






10A SWITCHING REGULATOR

- 10A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULA-TION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


DESCRIPTION

The L4970A is a stepdown monolithic power switching regulator delivering 10A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM



Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4970A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.




November 1991 1/21

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₉	Input Voltage	55	V
V ₉	Input Operating Voltage	50	V
V ₇	Output DC Voltage Output Peak Voltage at t = 0.1µs f = 200KHz	-1 -7	\ \ \
l ₇	Maximum Output Current	Internally Limited	
V ₆	Bootstrap Voltage Bootstrap Operating Voltage	65 V ₉ + 15	\ \ \
V ₃ , V ₁₂	Input Voltage at Pins 3, 12	12	V
V ₄	Reset Output Voltage	50	V
l ₄	Reset Output Sink Current	50	mA
V ₅ , V ₁₀ , V ₁₁ , V ₁₃	Input Voltage at Pin 5, 10, 11, 13	7	V
I ₅	Reset Delay Sink Current	30	mA
I ₁₀	Error Amplifier Output Sink Current	1	А
l ₁₂	Soft Start Sink Current	30	mA
P _{tot}	Total Power Dissipation at T _{case} < 120°C	30	W
T _j , T _{stg}	Junction and Storage Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



THERMAL DATA

Symbol	Parameter	Value	Unit	
R _{th i-case}	Thermal Resistance Junction-case	max	1	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	max	35	°C/W



PIN FUNCTIONS

N°	Name	Function
1	OSCILLATOR	$R_{\text{osc}}.$ External resistor connected to ground determines the constant charging current of $C_{\text{osc}}.$
2	OSCILLATOR	$C_{\text{osc}}.$ External capacitor connected to ground determines (with $R_{\text{osc}})$ the switching frequency.
3	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \mathrm{K}\Omega$ resistor when power fail signal not required.
4	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
5	RESET DELAY	A C_{d} capacitor connected between this terminal and ground determines the reset signal delay time.
6	BOOTSTRAP	A C_{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
7	OUTPUT	Regulator Output.
8	GROUND	Common Ground Terminal
9	SUPPLY VOLTAGE	Unregulated Input Voltage.
10	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
11	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
12	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
13	SYNC INPUT	Multiple L4970A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse.
14	V _{ref}	5.1V V _{ref} Device Reference Voltage.
15	V _{start}	Internal Start-up Circuit to Drive the Power Stage.

CIRCUIT OPERATION (refer to the block diagram)

The L4970A is a 10A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 10A at an output voltage adjustable from 5.1V to 40V, and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V\pm2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.

An external bootstrap capacitor charged to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 500kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V\pm2\%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and



Figure 1: Feedforward Waveform




Figure 2: Soft Start Function





Figure 3: Limiting Current Function



stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures

a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz.


The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V the reset output goes low immediately. The reset output is an open collector-drain.

Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig 4B shows the case when the output is 5.1V but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.



ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25^{\circ}C$, $V_i = 35V$, $R_4 = 16K\Omega$, $C_9 = 2.2nF$, $f_{SW} = 200KHz$ typ, unless otherwise specified) DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
Vi	input Voltage Range (pin 9)	$V_o = V_{ref}$ to 40V $I_o = 10A$	15		50	V	5
Vo	Output Votage	$V_i = 15V \text{ to } 50V$ $I_o = 5A; V_o = V_{re}f$	5	5.1	5.2	V	5
ΔV_0	Line Regulation	$V_i = 15V \text{ to } 50V$ $I_0 = 5A; V_0 = V_{re}f$		12	30	mV	5
ΔV _o	Load Regulation	$V_0 = V_{ref}$ $I_0 = 3A \text{ to } 6A$ $I_0 = 2A \text{ to } 10A$		10 20	30 50	mV mV	5
V _d	Dropout Voltage Between Pin 9 and 7	I _o = 5A I _o = 10A		0.55 1.1	0.8 1.6	V V	5
I _{7L}	Max. Limiting Current	V _i = 15 to 50V	11	13	15	Α	5
η	Efficiency	$ I_o = 5A $ $ V_o = V_{ref} $ $ V_o = 12V $	80	85 92		% %	5
			75	80 87		% %	5
SVR	Supply Voltage Ripple Reject.	$V_i = 2VRMS; I_o = 5A$ f = 100Hz; $V_o = V_{ref}$	56	60		dB	5
f	Switching Frequency		180	200	220	KHz	5
$\frac{\Deltaf}{\DeltaV_i}$	Voltage Stability of Swiching Frequency	V _i = 15V to 45V		2	6	%	5
$\frac{\Delta f}{T_j}$	Temperature Stability of Swiching Frequency	T _j = 0 to 125°C		1		%	5
f _{max}	Maximum Operating Switching Frequency	$V_0 = V_{ref}; R_4 = 10K\Omega$ $I_0 = 10A; C_9 = 1nF$	500			KHz	5

V_{ref} SECTION (pin 14)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₄	Reference Voltage		5	5.1	5.2	V	7
ΔV14	Line Regulation	V _i = 15V to 50V		10	25	mV	7
ΔV_{14}	Load Regulation	I ₁₄ = 0 to 1mA		20	40	mV	7
$\frac{\Delta V_{14}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	$T_j = 0$ °C to 125°C		0.4		mV/°C	7
I _{14 short}	Short Circuit Current Limit	$V_{14} = 0$		70		mA	7

V_{START} SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₅	Reference Voltage		11.4	12	12.6	V	7
ΔV_{15}	Line Regulation	V _i = 15 to 50V		0.6	1.4	V	7
ΔV_{15}	Load Regulation	I ₁₅ = 0 to 1mA		50	200	mV	7
I _{15 short}	Short Circuit Current Limit	V15 = 0V		80		mA	7

DC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{9on}	Turn-on Threshold		10	11	12	>	7A
V _{9 Hyst}	Turn-off Hysteresys			1		V	7A
I _{9Q}	Quiescent Current	$V_{12} = 0$; $S1 = D$		13	19	mA	7A
I _{9OQ}	Operating Supply Current	V ₁₂ = 0; S ₁ = C; S ₂ = B		16	23	mA	7A
I _{7L}	Out Leak Current	$V_i = 55V$; $S3 = A$; $V_{12} = 0$			2	mA	7A

SOFT START

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
I ₁₂	Soft Start Source Current	$V_{12} = 3V; V_{11} = 0V$	70	100	130	μΑ	7B
V ₁₂	Output Saturation Voltage	I ₁₂ = 20mA; V ₉ = 10V			1	V	7B
		$I_{12} = 200 \mu A; V_9 = 10 V$			0.7	V	7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{10H}	High Level Out Voltage	$I_{10} = -100\mu\text{A}; \text{S1} = \text{C}$ $V_{11} = 4.7\text{V}$	6			>	7C
V ₁₀ L	Low Level Out Voltage	$I_{10} = +100\mu A; S1 = C$ $V_{11} = 5.3V;$			1.2	>	7C
I _{10H}	Source Output Current	$V_{10} = 1V$; S1 = E $V_{11} = 4.7V$	100	150		μΑ	7C
I _{10L}	Sink Output Current	V ₁₀ = 6V; S1 = D V ₁₁ = 5.3V	100	150		μΑ	7C
I ₁₁	Input Bias Current	Rs = 10KΩ		0.4	3	μΑ	_
Gv	DC Open Loop Gain	V _{VCM} = 4V; R _S = 10Ω	60			dB	_
SVR	Supply Voltage Rejection	15 < V _i < 50V; R _S = 10Ω	60	80		dB	_
Vos	Input Offset Voltage	$R_S = 50\Omega$		2	10	mV	_

RAMP GENERATOR (pin 2)

Symbol	Parameter	Test Co	ndition	Min.	Тур.	Max.	Unit	Fig.
V ₂	Ramp Valley	S1 = C; S2 =	В	1.2	1.5		>	7A
V ₂	Ramp Peak	S1 = C;	Vi = 15V		2.5		V	7A
		S2 = B;	$V_i = 45V$		5.5		V	7A
l ₂	Min. Ramp Current	S1 = A; I ₁ = 1	S1 = A; I ₁ = 100μA		270	300	μΑ	7A
l ₂	Max. Ramp Current	S1 = A; I1 = 1	mA	2.4	2.7		mA	7A

SYNC FUNCTION (pin 13)


Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₃	Low Input Voltage	V _i = 15V to 50V; V ₁₂ = 0; S1 = C; S2 = B; S4 = B	-0.3		0.9	٧	7A
V ₁₃	High Input voltage	V ₁₂ = 0; S1 = C; S2 = B; S4 = B	3.5		5.5	V	7A
I _{13L}	Sync Input Current with Low Input Voltage	$V_{13} = V_2 = 0.9V$; S4 = A; S1 = C; S2 = B			0.4	mA	7A
I _{13H}	Input Current with High Input Voltage	V ₁₃ = 3.5V; S ₄ = A; S ₁ = C; S ₂ = B			1.5	mA	7A
V ₁₃	Output Amplitude		4	5		V	_
t _W	Output Pulse Width	$V_{thr} = 2.5V$	0.3	0.5	0.8	μs	_



RESET AND POWER FAIL FUNCTIONS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11R}	Rising Threshold Voltage (pin 11)	$V_i = 15 \text{ to } 50V$ $V_3 = 5.3V$	V _{ref} -120	V _{ref} -100	V _{ref} –80	V mV	7D
V _{11F}	Falling Threshold Voltage (pin 11)	Vi = 15 to 50V $V_3 = 5.3V$	4.77	V _{ref} -200	V _{ref} -160	V mV	7D
V_{5H}	Delay High Threshold Voltage	$V_i = 15 \text{ to } 50V$ $V_{14} = V_{11}$ $V_3 = 5.3V$	4.95	5.1	5.25	V	7D
V_{5L}	Delay Low Threshold Voltage	$V_{14} = 15 \text{ to } 50V$ $V_{14} = V_{11}$ $V_{3} = 5.3V$	1	1.1	1.2	V	7D
-I _{5SO}	Delay Source Current	$V_3 = 5.3V$; $V_5 = 3V$	40	60	80	μΑ	7D
I _{5SI}	Delay Sink Current	$V_3 = 4.7V$; $V_5 = 3V$	10			mA	7D
V _{4S}	Out Saturation Voltage	I ₄ = 15mA; S1 = B V ₃ = 4.7V			0.4	V	7D
l ₄	Output Leak Current	V ₄ = 50V; S1 = A V ₃ = 5.3V			100	μΑ	7D
V _{3R}	Rising Threshold Voltage	$V_{11} = V_{14}$	4.95	5.1	5.25	V	7D
V _{3H}	Hysteresys		0.4	0.5	0.6	V	7D
l ₃	Input Bias Current			1	3	μΑ	7D

Figure 5: Test and Evaluation Board Circuit



TYPICAL PERFORMANCES (using evaluation board):

n=83% ($V_i=35V$; $V_o=V_{REF}$; $I_o=10A$; $f_{SW}=200KHz$)

 $V_{o\ RIPPLE}$ = 30mV (at 10A) with output filter capacitor ESR \leq 60m Ω

Line regulation = $5mV (V_i = 15 \text{ to } 50V)$

Load regulation = 15mV ($I_0 = 2$ to 10A)

For component values, refer to test circuit part list.

C12 C13 L1 C15 C2 C1 J٦ J2 L4970/77 ۷o GND +8 VI GND

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).

PARTS LIST

$R_1 = 30K\Omega$	C_1 , $C_2 = 3300 \mu F 63 V_L EYF (ROE)$
$R_2 = 10K\Omega$	C_3 , C_4 , C_5 , $C_6 = 2.2 \mu F$
$R_3 = 15K\Omega$	C ₇ = 390pF Film
$R_4 = 16K\Omega$	C ₈ = 22nF MKT 1817 (ERO)
$R_5 = 22\Omega \ 0.5W$	
R ₆ = 4K7	C ₉ = 2.2nF KP1830
$R_7 = 10\Omega$	C ₁₀ = 220nF MKT
R_8 = see tab. A	C ₁₁ = 2.2nF MP1830
R ₉ = OPTION	** C_{12} , C_{13} , $C_{14} = 220 \mu F 40 V_L EKR$
$R_{10} = 4K7$	$C_{15} = 1\mu F$ Film
$R_{11} = 10\Omega$	
D1 = MBR 1560	CT (or 16A/60V or equivalent)
L1 = 40μH	core 58071 MAGNETICS 27 TURNS Ø 1,3mm (AWG 16) COGEMA 949178

 $^{^{\}star}~$ 2 capacitors in parallel to increase input RMS current capability ** 3 capacitors in parallel to reduce total output ESR

Table A

V ₀	R 9	R ₇
12V	4.7kΩ	6.2kW
15V	4.7kΩ	9.1kΩ
18V	4.7kΩ	12kΩ
24V	4.7kΩ	18kΩ

Table B SUGGESTED BOOTSTRAP CAPACITORS

Operating Frequency	Bootstrap Cap.c10
f = 20KHz	≥680nF
f = 50KHz	≥470nF
f = 100KHz	≥330nF
f = 200KHz	≥220nF
f = 500KHz	≥100nF

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)




Figure 7: DC Test Circuits




Figure 7A




Figure 7B




Figure 7D




Figure 7C




Figure 8: Quiescent Drain Current vs. Supply Voltage (0% duty cycle - see fig. 7A).




Figure 10: Quiescent Drain Current vs. Duty Cycle




Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)




Figure 9: Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 11: Reference Voltage (pin14) vs. V_i (see fig. 7)




Figure 13: Reference Voltage (pin15) vs. V_i (see fig. 7)




Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)




Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)




Figure 18: Switching Frequency vs. R4 (see fig. 5)




Figure 15: Reference Voltage 5.1V (pin 14) Supply Voltage Ripple Rejection vs. Frequency




Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)




Figure 19: Max. Duty Cycle vs. Frequency




Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)




Figure 22: Load Transient Response (see fig. 5)




Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature




Figure 21: Line Transient Response (see fig. 5)




Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7




Figure 25: Power Dissipation (device only) vs. Input Voltage




Figure 26: Power Dissipation (device only) vs. **Output Voltage**




Figure 28: Efficiency vs. Output Current




Figure 30: Efficiency vs. Output Voltage




Figure 27: Heatsink Used to Derive the Device's **Power Dissipation**

T_{case} - T_{amb}

50

50 Trase(*C)

40 Figure 29: Efficiency vs. Output Voltage

ø

ЭØ




Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)






Figure 32: Power Dissipation Derating Curve

10U

H91L4978-12

Figure 33: A5.1V/12V Multiple Supply. Note the Synchronization between the L4970A and the L4974A

90

128

150 Tamb(°C)




Figure 34: 5.1V / 10A Low Cost Application




Figure 35: 10A Switching Regulator, Adjustable from 0V to 25V.






Figure 36: L4970A's Sync. Example



MULTIWATT15 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
Е	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L	22.1		22.6	0.870		0.890
L1	22		22.5	0.866		0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.2	4.3	4.6	0.165	0.169	0.181
M1	4.5	5.08	5.3	0.177	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved MULTIWATT® is a Registered Trademark of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.





2A SWITCHING REGULATOR


- 2A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

DESCRIPTION

The L4972A is a stepdown monolithic power switching regulator delivering 2A at a voltage variable from 5.1 to 40V.


Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of

MULTIPOWER BCD TECHNOLOGY



the L4972A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip 16+2+2 and SO20 large plastic packages and requires few external components. Efficient operation at switching frequencies up to 200KHz allows reduction in the size and cost of external filter component.

BLOCK DIAGRAM




January 1995 1/23

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₁₁	Input Voltage	55	V
V ₁₁	Input Operating Voltage	50	V
V ₂₀	Output DC Voltage Output Peak Voltage at t = 0.1μs f = 200khz	-1 -5	V
l ₂₀	Maximum Output Current	Internally Limited	
Vı	Boostrap Voltage Boostrap Operating Voltage	65 V ₁₁ + 15	V
V ₄ , V ₈	Input Voltage at Pins 4, 12	12	V
V ₃	Reset Output Voltage	50	V
l ₃	Reset Output Sink Current	50	mA
V ₂ , V ₇ , V ₉ , V ₁₀	Input Voltage at Pin 2, 7, 9, 10	7	V
l ₂	Reset Delay Sink Current	30	mA
l ₇	Error Amplifier Output Sink Current	1	Α
I ₈	Soft Start Sink Current	30	mA
P _{tot}	Total Power Dissipation at $T_{PINS} \le 90^{\circ}C$ at $T_{amb} = 70^{\circ}C$ (No copper area on PCB)	5 / 3.75(*) 1.3/1 (*)	W W
T _J , T _{stg}	Junction and Storage Temperature	-40 to 150	°C

^(*) SO-20

PIN CONNECTION (top view)



THERMAL DATA

Symbol	Parameter		Powerdip	SO-20
R _{th j-pins} R _{th j-amb}	Thermal Resistance Junction-Pins Thermal Resistance Junction-ambient	max max	12°C/W 60°C/W	16°C/W 80°C/W



PIN FUNCTIONS

N°	Name	Function
1	BOOTSTRAP	A C _{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
2	RESET DELAY	A C_{d} capacitor connected between this terminal and ground determines the reset signal delay time.
3	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
4	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \text{K}\Omega$ resistor when power fail signal not required.
5, 6 15, 16	GROUND	Common Ground Terminal
7	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
8	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
9	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
10	SYNC INPUT	Multiple L4972A's are synchronized by connecting pin 10 inputs together or via an external syncr. pulse.
11	SUPPLY VOLTAGE	Unregulated Input Voltage.
12, 19	N.C.	Not Connected.
13	V _{ref}	5.1V V _{ref} Device Reference Voltage.
14	V _{start}	Internal Start-up Circuit to Drive the Power Stage.
17	OSCILLATOR	$R_{\text{osc.}}$ External resistor connected to ground determines the constant charging current of $C_{\text{osc.}}$
18	OSCILLATOR	C_{osc} . External capacitor connected to ground determines (with R_{osc}) the switching frequency.
20	OUTPUT	Regulator Output.

CIRCUIT OPERATION

The L4972A is a 2A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 2A at an output voltage adjustable from 5.1V to 40V and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistors and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V\pm2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysterysis, this threshold porvides a correct voltage for the driving stage of the DMOS gate and the hysterysis prevents instabilities.

An external bootstrap capacitor charge to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 200kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V\pm2\%$ on chip reference. This error signal is then compared with the sawtooth oscillator in order to generate frixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments.

The gain and stability of the loop can be adjusted by

an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output vol-tage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on, output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor, Css, and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit. The load current is sensed by a internal metal resistor connected to a comparator. When the load current exceeds a preset threshold, the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator, will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz. The Reset and Power fail circuit (fig. 4), generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by a external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V, the reset output goes low immediately. The reset output is an open drain.

Fig. 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig. 4B shows the case when the output is 5.1V, but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has a hysterysis to prevent unstable conditions.



Figure 1 : Feedforward Waveform.




Figure 2 : Soft Start Function.




Figure 3: Limiting Current Function.






Figure 4: Reset and Power Fail Functions.

Α



В



ELECTRICAL CHARACTERISTICS (refer to the test circuit, $T_J = 25$ °C, $V_i = 35$ V, $R_4 = 30$ K Ω , $C_9 = 2.7$ nF, $f_{SW} = 100$ KHz typ, unless otherwise specified)

DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
Vi	Input Volt. Range (pin 11)	$V_0 = V_{ref}$ to 40V $I_0 = 2A$ (**)	15		50	V	5
Vo	Output Voltage	$V_i = 15V$ to $50V$ $I_o = 1A$; $V_o = V_{ref}$	5	5.1	5.2	V	5
ΔV_{o}	Line Regulation	$V_i = 15V \text{ to } 50V$ $I_o = 0.5A; V_o = V_{ref}$		12	30	mV	
ΔV_{o}	Load Regulation	$V_0 = V_{ref}$ $I_0 = 0.5A$ to 2A		7	20	mV	
V _d	Dropout Voltage between Pin 11 and 20	$I_0 = 2A$		0.25	0.4	V	
l _{20L}	Max Limiting Current	V_i = 15V to 50V V_o = V_{ref} to 40V	2.5	2.8	3.5	А	
η	Efficiency (*)	$I_o = 2A, f = 100KHz$ $V_o = V_{ref}$ $V_o = 12V$	75	85 90		% %	
SVR	Supply Voltage Ripple Rejection	$V_i = 2VRMS$; $I_o = 1A$ $f = 100Hz$; $V_o = V_{ref}$	56	60		dB	5
f	Switching Frequency		90	100	110	KHz	5
Δf/ΔVi	Voltage Stability of Switching Frequency	$V_i = 15V \text{ to } 45V$		2	6	%	5
Δf/T _j	Temperature Stability of Switching Frequency	$T_j = 0 \text{ to } 125^{\circ}\text{C}$		1		%	5
f _{max}	Maximum Operating Switching Frequency	$V_0 = V_{ref} R_4 = 15K\Omega$ $I_0 = 2A C_9 = 2.2nF$	200			KHz	5

V_{ref} SECTION (pin 13)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₃	Reference Voltage		5	5.1	5.2	V	7
ΔV_{13}	Line Regulation	V _i = 15V to 50V		10	25	mV	7
ΔV_{13}	Load Regulation	I ₁₃ = 0 to 1mA		20	40	mV	7
$\frac{\Delta V_{13}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	$T_j = 0$ °C to 125°C		0.4		mV/°C	7
I _{13 short}	Short Circuit Current Limit	V ₁₃ = 0		70		mA	7

V_{START} SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₄	Reference Voltage		11.4	12	12.6	V	7
ΔV_{14}	Line Regulation	V _i = 15 to 50V		0.6	1.4	V	7
ΔV_{14}	Load Regulation	I ₁₄ = 0 to 1mA		50	200	mV	7
I _{14 short}	Short Circuit Current Limit	V15 = 0V		80		mA	7



DC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11on}	Turn-on Threshold		10	11	12	V	7A
V _{11 Hyst}	Turn-off Hysteresys			1		V	7A
I _{11Q}	Quiescent Current	V ₈ = 0; S1 = D		13	19	mA	7A
I _{110Q}	Operating Supply Current	V8 = 0; S1 = B; S2 = B		16	23	mA	7A
I _{20L}	Out Leak Current	$V_1 = 55V$; $S3 = A$; $V_8 = 0$			2	mA	7A

SOFT START (pin 8)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
l ₈	Soft Start Source Current	$V_8 = 3V; V_9 = 0V$	80	115	150	μΑ	7B
V ₈	Output Saturation Voltage	l ₈ = 20mA; V ₁₁ = 10V l ₈ = 200μA; V ₁₁ = 10V			1 0.7	V	7B 7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{7H}	High Level Out Voltage	$I_7 = 100\mu A; S1 = C$ $V_9 = 4.7V$	6			V	7C
V_{7L}	Low Level Out Voltage	$I_7 = 100\mu A; S1 = C$ $V_9 = 5.3V;$			1.2	V	7C
I _{7H}	Source Output Current	$V_7 = 1V; V_7 = 4.7V$	100	150		μΑ	7C
-l _{7L}	Sink Output Current	V7 = 6V; V9 = 5.3V	100	150		μΑ	7C
l ₉	Input Bias Current	S1 = B; Rs = $10K\Omega$		0.4	3	μΑ	7C
G_V	DC Open Loop Gain	S1 = A; $R_S = 10\Omega$	60			dB	7C
SVR	Supply Voltage Rejection	15 < V _i < 50V	60	80		dB	7C
Vos	Input Offset Voltage	$R_S = 50\Omega$ S1 = A		2	10	mV	7C

RAMP GENERATOR (pin 18)

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit	Fig.
V ₁₈	Ramp Valley	S1 = B; S2 = B		1.2	1.5		V	7A
V ₁₈	Ramp Peak	S1 = B	Vi = 15V		2.5		V	7A
		S2 = B	$V_i = 45V$		5.5		V	7A
I ₁₈	Min. Ramp Current	S1 = A; I ₁₇ = 100μA			270	300	μΑ	7A
I ₁₈	Max. Ramp Current	S1 = A; I ₁₇ = 1	S1 = A; I ₁₇ = 1mA		2.7		mA	7A


SYNC FUNCTION (pin 10)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₀	Low Input Voltage	$V_i = 15V \text{ to } 50V; \ V_8 = 0; \\ S1 = B; \ S2 = B; \ S4 = B$	-0.3		0.9	>	7A
V ₁₀	High Input voltage	V8 = 0; S1 = B; S2 = B; S4 = B	2.5		5.5	V	7A
I _{10L}	Sync Input Current with Low Input Voltage	$V_{10} = V_{18} = 0.9V; S4 = B;$ S1 = B; S2 = B			0.4	mA	7A
I _{10H}	Input Current with High Input Voltage	V ₁₀ = 2.5V			1.5	mA	7A
V ₁₀	Output Amplitude		4	5		٧	_
t _W	Output Pulse Width	$V_{thr} = 2.5V$	0.3	0.5	0.8	μs	_



RESET AND POWER FAIL FUNCTIONS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
V_{9R}	Rising Thereshold Voltage (pin 9)	$V_i = 15 \text{ to } 50V$ $V_4 = 5.3V$	V _{ref} -130	V _{ref} -100	V _{ref} -80	V mV	7D
V_{9F}	Falling Thereshold Voltage (pin 9)	Vi = 15 to 50V $V_4 = 5.3V$	4.77	Vref -200	V _{ref} -160	V mV	7D
V_{2H}	Delay High Threshold Volt.	Vi = 15 to 50V $V_4 = 5.3V$ $V_9 = V_{13}$	4.95	5.1	5.25	V	7D
V_{2L}	Delay Low Threshold Volt.	Vi = 15 to 50V $V_4 = 4.7V$ $V_9 = V_{13}$	1	1.1	1.2	V	7D
I _{2SO}	Delay Source Current	$V_4 = 5.3V$; $V_2 = 3V$	30	60	80	μΑ	7D
I _{2SI}	Delay Source Sink Current	$V_4 = 4.7V$; $V_2 = 3V$	10			mA	7D
V_{3S}	Output Saturation Voltage	I_3 = 15mA; S1 = B V_4 = 4.7V			0.4	V	7D
l ₃	Output Leak Current	V3 = 50V; S1 = A			100	μΑ	7D
V_{4R}	Rising Threshold Voltage	V9 = V ₁₃	4.95	5.1	5.25	V	7D
V_{4H}	Hysteresis		0.4	0.5	0.6	V	7D
I ₄	Input Bias Current			1	3	μΑ	7D



TYPICAL PERFORMANCES (using evaluation board):

n=83% ($V_i=35V$; $V_o=VREF$; $I_o=2A$; $f_{sw}=100KHz$)

 $V_{oRIPPLE} = 30mV$ (at 1A)


Line regulation = $12mV (V_i = 15 \text{ to } 50V)$

Load regulation = 7mV ($I_0 = 0.5$ to 2A)

for component values Refer to the fig. 5 (Part list).



Figure 6a: Component Layout of fig.5 (1:1 scale). Evaluation Board Available (only for DIP version)



PART LIST

 $R_1 = 30 \text{K}\Omega$

 $R_2 = 10 \text{K}\Omega$

 $R_3 = 15K\Omega$

 $R_4 = 30 \text{K}\Omega$

 $R_5 = 22\Omega$

 $R_6 = 4.7 K\Omega$

 R_7 = see table A

R₈ = OPTION

 $R_9 = 4.7 K\Omega$

* $C_1 = C_2 = 1000 \mu F 63 V EYF (ROE)$

 $C_3 = C_4 = C_5 = C_6 = 2,2\mu F 50V$ $C_7 = 390pF Film$

 $C_8 = 22nF MKT 1837 (ERO)$

 $C_9 = 2.7 nF KP 1830 (ERO)$

 $C_{10}=~0.33\mu F~Film$

 $C_{11} = 1nF$

** $C_{12} = C_{13} = C_{14} = 100 \mu F 40 V EKR (ROE)$

 $C_{15} = 1\mu F$ Film

D1 = SB 560 (OR EQUIVALENT)

 $L1 = 150 \mu H$

core 58310 MAGNETICS

45 TURNS 0.91mm (AWG 19)

COGEMA 949181

Table A

V ₀	R ₉	R ₇
12V	4.7kΩ	6.2kW
15V	4.7kΩ	9.1kΩ
18V	4.7kΩ	12Ω
24V	4.7kΩ	18Ω

Note:


In the Test and Application Circuit for L4972D are not mounted C2, C14 and R8.

Table B SUGGESTED BOOSTRAP CAPACITORS

Operating Frequency	Boostrap Cap.c10		
f = 20KHz	≥680nF		
f = 50KHz	≥470nF		
f = 100KHz	≥330nF		
f = 200KHz	≥220nF		
f = 500KHz	≥100nF		

^{* 2} capacitors in parallel to increase input RMS current capability.

^{* * 3} capacitors in parallel to reduce total output ESR.






Figure 7: DC Test Circuits.




Figure 7A.




Figure 7B.




Figure 7C.




Figure 7D.




Figure 8 : Quiescent Drain Current vs. Supply Voltage (0% duty cycle - see fig. 7A).




Figure 9 : Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 10: Quiescent Drain Current vs. Duty Cycle.




Figure 12: Reference Voltage (pin 13) vs. Junction Temperature (see fig. 7).




Figure 14 : Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7).




Figure 11: Reference Voltage (pin 13) vs. Vi (see fig. 7).




Figure 13: Reference Voltage (pin 14) vs. Vi (see fig. 7).




Figure 15 : Reference Voltage 5.1V (pin 13) Supply Voltage Ripple Rejection vs. Fre-




Figure 16 : Switching Frequency vs. Input Voltage (see fig. 5).




Figure 18 : Switching Frequency vs. R4 (see fig.5).




Figure 20 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 5).




Figure 17 : Switching Frequency vs. Junction Temperature (see fig. 5).




Figure 19: Maximum Duty Cycle vs. Frequency.




Figure 21: Efficiency vs. Output Voltage.




Figure 22: Line Transient Response (see fig. 5).




Figure 24 : Dropout Voltage between Pin 11 and Pin 20 vs. Current at Pin 20.




Figure 26 : Power Dissipation (device only) vs. Input Voltage.




Figure 23: Load Transient Response (see fig. 5).




Figure 25: Dropout Voltage between Pin 11 and Pin 20 vs. Junction Temperature.




Figure 27 : Power Dissipation (device only) vs. Input Voltage.




Figure 28 : Power Dissipation (device only) vs. Output Voltage.




Figure 30 : Power Dissipation (device only) vs. Output Current.




Figure 32: Efficiency vs. Output Current.




Figure 29 : Power Dissipation (device only) vs. Output Voltage.




Figure 31 : Power Dissipation (device only) vs. Output Current.




Figure 33: Test PCB Thermal Characteristic.




Figure 34: Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (DIP 16+2+2)




Figure 36: Maximum Allowable Power Dissipation vs. Ambient Temperature (Powerdip)




Figure 38: Open Loop Frequency and Phase of Error Amplifier (see fig. 7C).




Figure 35: Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (SO20)





Figure 37: Maximum Allowable Power Dissipation vs. Ambient Temperature (SO20)






Figure 39: 2A – 5.1V Low Cost Application Circuit.

Figure 40: A 5.1V/12V Multiple Supply. Note the Synchronization between the L4972A and L4970A.




Figure 41: L4972A's Sync. Example.






Figure 42: 1A/24V Multiple Supply. Note the synchronization between the L4972A and L4962




POWERDIP20 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
511111	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			24.80			0.976
E		8.80			0.346	
е		2.54			0.100	
e3		22.86			0.900	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
Z			1.27			0.050



SO20 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			2.65			0.104
a1	0.1		0.3	0.004		0.012
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
c1			45 ((typ.)		
D	12.6		13.0	0.496		0.512
Е	10		10.65	0.394		0.419
е		1.27			0.050	
e3		11.43			0.450	
F	7.4		7.6	0.291		0.299
L	0.5		1.27	0.020		0.050
М			0.75			0.030
S			8 (m	nax.)		



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.





3.5A SWITCHING REGULATOR


- 3.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

DESCRIPTION

The L4974A is a stepdown monolithic power switching regulator delivering 3.5A at a voltage variable from 5.1 to 40V.


Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of

MULTIPOWER BCD TECHNOLOGY



the L4974A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip 16 + 2 + 2 plastic package and requires few external components. Efficient operation at switching frequencies up to 200KHz allows reduction in the size and cost of external filter component.

BLOCK DIAGRAM




January 1995 1/22

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₁₁	Input Voltage	55	V
V ₁₁	Input Operating Voltage	50	V
V ₂₀	Output DC Voltage Output Peak Voltage at t = 0.1µs f = 200khz	-1 -5	V V
l ₂₀	Maximum Output Current	Internally Limited	
Vı	Boostrap Voltage Boostrap Operating Voltage	65 V ₁₁ + 15	V V
V ₄ , V ₈	Input Voltage at Pins 4, 12	12	V
V ₃	Reset Output Voltage	50	V
l ₃	Reset Output Sink Current	50	mA
V ₂ , V ₇ , V ₉ , V ₁₀	Input Voltage at Pin 2, 7, 9, 10	7	V
l ₂	Reset Delay Sink Current	30	mA
l ₇	Error Amplifier Output Sink Current	1	Α
I ₈	Soft Start Sink Current	30	mA
P _{tot}	Total Power Dissipation at $T_{PINS} \le 90^{\circ}C$ at $T_{amb} = 70^{\circ}C$ (No copper area on PCB)	5 1.3	W
T _J , T _{stg}	Junction and Storage Temperature	-40 to 150	°C

PIN CONNECTION (top view)



THERMAL DATA

Parameter		Value	Unit
Thermal Resistance Junction-Pins	max	12 60	°C/W °C/W
		Thermal Resistance Junction-Pins max	Thermal Resistance Junction-Pins max 12



PIN FUNCTIONS

N°	Name	Function
1	BOOTSTRAP	A C_{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
2	RESET DELAY	A C_{d} capacitor connected between this terminal and ground determines the reset signal delay time.
3	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
4	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \text{K}\Omega$ resistor when power fail signal not required.
5, 6 15, 16	GROUND	Common Ground Terminal
7	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
8	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
9	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
10	SYNC INPUT	Multiple L4974A's are synchronized by connecting pin 10 inputs together or via an external syncr. pulse.
11	SUPPLY VOLTAGE	Unregulated Input Voltage.
12, 19	N.C.	Not Connected.
13	V _{ref}	5.1V V _{ref} Device Reference Voltage.
14	V _{start}	Internal Start-up Circuit to Drive the Power Stage.
17	OSCILLATOR	$R_{\text{osc.}}$ External resistor connected to ground determines the constant charging current of $C_{\text{osc.}}$
18	OSCILLATOR	$C_{\text{osc.}}$ External capacitor connected to ground determines (with R_{osc}) the switching frequency.
20	OUTPUT	Regulator Output.



CIRCUIT OPERATION

The L4974A is a 3.5A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 3.5A at an output voltage adjustable from 5.1V to 40V and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistors and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V\pm2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysterysis, this threshold porvides a correct voltage for the driving stage of the DMOS gate and the hysterysis prevents instabilities.

An external bootstrap capacitor charge to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 200kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V\pm2\%$ on chip reference. This error signal is then compared with the sawtooth oscillator in order to generate frixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments.

The gain and stability of the loop can be adjusted by

an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output vol-tage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on, output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor, Css, and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit. The load current is sensed by a internal metal resistor connected to a comparator. When the load current exceeds a preset threshold, the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator, will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz. The Reset and Power fail circuit (fig. 4), generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by a external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V, the reset output goes low immediately. The reset output is an open drain.

Fig. 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig. 4B shows the case when the output is 5.1V, but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has a hysterysis to prevent unstable conditions.



Figure 1 : Feedforward Waveform.




Figure 2 : Soft Start Function.




Figure 3: Limiting Current Function.






Figure 4: Reset and Power Fail Functions.

Α



В



ELECTRICAL CHARACTERISTICS (refer to the test circuit, $T_J = 25$ °C, $V_i = 35$ V, $R_4 = 30$ K Ω , $C_9 = 2.7$ nF, $f_{SW} = 100$ KHz typ, unless otherwise specified)

DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
Vi	Input Volt. Range (pin 11)	$V_o = V_{ref}$ to 40V $I_o = 3.5A$ (*)	15		50	V	5
Vo	Output Voltage	$V_i = 15V \text{ to } 50V$ $I_0 = 2A; V_0 = V_{ref}$	5	5.1	5.2	V	5
ΔV_{o}	Line Regulation	$V_I = 15V \text{ to } 50V$ $I_0 = 1A; V_0 = V_{ref}$		12	30	mV	
ΔV_o	Load Regulation	$Vo = V_{ref} I_o = 1A to 3.5A$		8	25	mV	
		$I_0 = 2A \text{ to } 3A$		4	10	mV	
V _d	Dropout Voltage between Pin 11 and 20	lo = 2A lo = 3.5A		0.25 0.45	0.4 0.7	V	
l _{20L}	Max Limiting Current	$V_i = 15V \text{ to } 50V$ $V_o = V_{ref} \text{ to } 40V$	4	4.75	5.5	А	
η	Efficiency	$I_{o} = 3.5A, f = 100KHz$ $V_{o} = V_{ref}$ $V_{o} = 12V$	80	85 90		% %	
SVR	Supply Voltage Ripple Rejection	$V_i = 2VRMS; I_0 = 5A$ $f = 100Hz; V_0 = V_{ref}$	56	60		dB	5
f	Switching Frequency		90	100	110	KHz	5
Δf/ΔVi	Voltage Stability of Switching Frequency	$V_i = 15V$ to $45V$		2	6	%	5
Δf/T _j	Temperature Stability of Switching Frequency	$T_j = 0$ to 125°C		1		%	5
f _{max}	Maximum Operating Switching Frequency	$V_o = V_{ref} R_4 = 15K\Omega$ $I_o = 3.5A C_9 = 2.2nF$	200			KHz	5

^(*) Pulse testing with a low duty cycle

V_{ref} SECTION (pin 13)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₃	Reference Voltage		5	5.1	5.2	V	7
ΔV_{13}	Line Regulation	$V_i = 15V \text{ to } 50V$		10	25	mV	7
ΔV_{13}	Load Regulation	l ₁₃ = 0 to 1mA		20	40	mV	7
$\frac{\Delta V_{13}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	,		0.4		mV/°C	7
I ₁₃ short	Short Circuit Current Limit	V ₁₃ = 0	·	70		mA	7

V_{START} SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₄	Reference Voltage		11.4	12	12.6	٧	7
ΔV_{14}	Line Regulation	V _i = 15 to 50V		0.6	1.4	V	7
ΔV ₁₄	Load Regulation	I ₁₄ = 0 to 1mA		50	200	mV	7
I _{14 short}	Short Circuit Current Limit	V15 = 0V		80		mA	7



ELECTRICAL CHARACTERISTICS (continued)

DC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11on}	Turn-on Threshold		10	11	12	V	7A
V _{11 Hyst}	Turn-off Hysteresys			1		V	7A
I _{11Q}	Quiescent Current	V ₈ = 0; S1 = D		13	19	mA	7A
I _{110Q}	Operating Supply Current	V8 = 0; S1 = B; S2 = B		16	23	mA	7A
I _{20L}	Out Leak Current	$V_i = 55V$; $S3 = A$; $V_8 = 0$			2	mA	7A

SOFT START (pin 8)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
l ₈	Soft Start Source Current	$V_8 = 3V; V_9 = 0V$	80	115	150	μΑ	7B
V ₈	Output Saturation Voltage	$I_8 = 20 \text{mA}; V_{11} = 10 \text{V}$ $I_8 = 200 \mu \text{A}; V_{11} = 10 \text{V}$			1 0.7	V V	7B 7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{7H}	High Level Out Voltage	$I_7 = -100\mu A; S1 = C$ $V_9 = 4.7V$	6			V	7C
V ₇ L	Low Level Out Voltage	$I_7 = 100\mu A; S1 = C$ $V_9 = 5.3V;$			1.2	٧	7C
I _{7H}	Source Output Current	$V_7 = 1V; V_7 = 4.7V$	100	150		μΑ	7C
-l ₇ L	Sink Output Current	V7 = 6V; V9 = 5.3V	100	150		μΑ	7C
l ₉	Input Bias Current	S1 = B; Rs = $10K\Omega$		0.4	3	μΑ	7C
G∨	DC Open Loop Gain	$S1 = A; R_S = 10\Omega$	60			dB	7C
SVR	Supply Voltage Rejection	15 < V _i < 50V	60	80		dB	7C
Vos	Input Offset Voltage	$R_S = 50\Omega$ S1 = A		2	10	mV	7C

RAMP GENERATOR (pin 18)

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit	Fig.
V ₁₈	Ramp Valley	S1 = B; S2 = B		1.2	1.5		V	7A
V ₁₈	Ramp Peak	S1 = B Vi = 15V			2.5		V	7A
		S2 = B	$V_i = 45V$		5.5		V	7A
I ₁₈	Min. Ramp Current	S1 = A; I ₁₇ = 100μA			270	300	μΑ	7A
I ₁₈	Max. Ramp Current	S1 = A; I ₁₇ = 1	mA	2.4	2.7		mA	7A

SYNC FUNCTION (pin 10)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₀	Low Input Voltage	$V_i = 15V \text{ to } 50V; V_8 = 0;$ S1 = B; S2 = B; S4 = B	-0.3		0.9	>	7A
V ₁₀	High Input voltage	V ₈ = 0; S ₁ = B; S ₂ = B; S ₄ = B	2.5		5.5	V	7A
+I _{10L}	Sync Input Current with Low Input Voltage	$V_{10} = V_{18} = 0.9V; S4 = B;$ S1 = B; S2 = B			0.4	mA	7A
+I _{10H}	Input Current with High Input Voltage	V ₁₀ = 2.5V			1.5	mA	7A
V ₁₀	Output Amplitude		4	5		V	_
t _W	Output Pulse Width	$V_{thr} = 2.5V$	0.3	0.5	0.8	μs	_




ELECTRICAL CHARACTERISTICS (continued)

RESET AND POWER FAIL FUNCTIONS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
V _{9R}	Rising Thereshold Voltage (pin 9)	$V_i = 15 \text{ to } 50V$ $V_4 = 5.3V$	V _{ref} -130	V _{ref} -100	V _{ref} -80	V mV	7D
V ₉ F	Falling Thereshold Voltage (pin 9)	Vi = 15 to 50V $V_4 = 5.3V$	4.77	Vref -200	V _{ref} -160	V mV	7D
V _{2H}	Delay High Threshold Volt.	Vi = 15 to 50V $V_4 = 5.3V$ $V_9 = V_{13}$	4.95	5.1	5.25	V	7D
V _{2L}	Delay Low Threshold Volt.	Vi = 15 to 50V $V_4 = 4.7V$ $V_9 = V_{13}$	1	1.1	1.2	V	7D
I _{2SO}	Delay Source Current	$V_4 = 5.3V$; $V_2 = 3V$	30	60	80	μΑ	7D
I _{2SI}	Delay Source Sink Current	$V_4 = 4.7V$; $V_2 = 3V$	10			mA	7D
V _{3S}	Output Saturation Voltage	I_3 = 15mA; S1 = B V_4 = 4.7V			0.4	V	7D
l ₃	Output Leak Current	V3 = 50V; S1 = A			100	μΑ	7D
V_{4R}	Rising Threshold Voltage	$V9 = V_{13}$	4.955	5.1	5.25	V	7D
V_{4H}	Hysteresis		0.4	0.5	0.6	V	7D
I ₄	Input Bias Current			1	3	μΑ	7D

Figure 5: Test and Evaluation Board Circuit.



TYPICAL PERFORMANCES (using evaluation board):

n=83% (V_i = 35V ; V_o = VREF ; I_o = 3.5A ; f_{sw} = 100KHz)


 $V_{oRIPPLE} = 30mV$ (at 1A)

Line regulation = 12mV ($V_i = 15$ to 50V)

Load regulation = $8mV (I_0 = 1 \text{ to } 3.5A)$

for component values Refer to the fig. 5 (Part list).

Figure 6a: Component Layout of fig.5 (1:1 scale). Evaluation Board Available



PART LIST

 $R_1 = 30 \text{K}\Omega$

 $R_2 = 10 \text{K}\Omega$

 $R_3 = 15K\Omega$

 $R_4 = 30 \text{K}\Omega$

 $R_5 = 22\Omega$

 $R_6 = 4.7 K\Omega$

 R_7 = see table A

R₈ = OPTION

 $R_9 = 4.7 K\Omega$

* $C_1 = C_2 = 1000 \mu F 63 V EYF (ROE)$

 $C_3 = C_4 = C_5 = C_6 = 2.2 \mu F 50V$ $C_7 = 390 pF Film$

 $C_8 = 22nF MKT 1837 (ERO)$

 $C_9 = 2.7 nF KP 1830 (ERO)$

 $C_{10}=~0.33\mu F~Film$

 $C_{11} = 1nF$

** $C_{12} = C_{13} = C_{14} = 100 \mu F 40 V EKR (ROE)$

 $C_{15} = 1\mu F$ Film

D1 = SB 560 (OR EQUIVALENT)

 $L1 = 150 \mu H$

core 58310 MAGNETICS

45 TURNS 0.91mm (AWG 19)

COGEMA 949181

Table A

V ₀	R ₉	R ₇
12V	4.7kΩ	6.2kW
15V	4.7kΩ	9.1kΩ
18V	4.7kΩ	12Ω
24V	4.7kΩ	18Ω

Table B SUGGESTED BOOSTRAP CAPACITORS

Operating Frequency	Boostrap Cap.c10
f = 20KHz	≥680nF
f = 50KHz	≥470nF
f = 100KHz	≥330nF
f = 200KHz	≥220nF
f = 500KHz	≥100nF

^{* 2} capacitors in parallel to increase input RMS current capability.

^{* * 3} capacitors in parallel to reduce total output ESR.

Figure 6b: P.C. Board and Component Layout of the Circuit of Fig. 5. (1:1 scale)




Figure 7: DC Test Circuits.




Figure 7A.




Figure 7B.




Figure 7C.




Figure 7D.




Figure 8 : Quiescent Drain Current vs. Supply Voltage (0% duty cycle - see fig. 7A).




Figure 9 : Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 10: Quiescent Drain Current vs. Duty Cycle.




Figure 12 : Reference Voltage (pin 13) vs. Junction Temperature (see fig. 7).




Figure 14 : Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7).




Figure 11 : Reference Voltage (pin 13) vs. Vi (see fig. 7).




Figure 13: Reference Voltage (pin 14) vs. Vi (see fig. 7).




Figure 15 : Reference Voltage 5.1V (pin 13) Supply Voltage Ripple Rejection vs. Fre-




Figure 16 : Switching Frequency vs. Input Voltage (see fig. 5).




Figure 18 : Switching Frequency vs. R4 (see fig.5).




Figure 20 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 5).




Figure 17 : Switching Frequency vs. Junction Temperature (see fig. 5).




Figure 19: Maximum Duty Cycle vs. Frequency.




Figure 21: Efficiency vs. Output Voltage.




Figure 22: Line Transient Response (see fig. 5).




Figure 24: Dropout Voltage between Pin 11 and Pin 20 vs. Current at Pin 20.




Figure 26 : Power Dissipation (device only) vs. Input Voltage.




Figure 23: Load Transient Response (see fig. 5).




Figure 25: Dropout Voltage between Pin 11 and Pin 20 vs. Junction Temperature.




Figure 27 : Power Dissipation (device only) vs. Input Voltage.




Figure 28 : Power Dissipation (device only) vs. Output Voltage.




Figure 30 : Power Dissipation (device only) vs. Output Current.




Figure 32: Efficiency vs. Output Current.




Figure 29 : Power Dissipation (device only) vs. Output Voltage.




Figure 31: Power Dissipation (device only) vs. Output Current.




Figure 33: Test PCB Thermal Characteristic.




Figure 34: Junction to Ambient Thermal Resistance vs. Area on Board Heatsink (DIP 16+2+2)




Figure 36: Open Loop Frequency and Phase of Error Amplifier (see fig. 7C).





Figure 35: Maximum Allowable Power Dissipation vs. Ambient Temperature (Powerdip)






Figure 37: 3.5A - 5.1V Low Cost Application Circuit.

Figure 38: A 5.1V/12V Multiple Supply. Note the Synchronization between the L4974A and L4970A.




Figure 39: L4974A's Sync. Example.






Figure 40: 1A/24V Multiple Supply. Note the synchronization between the L4974A and L4962



POWERDIP20 PACKAGE MECHANICAL DATA

DIM.		mm		inch		
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.40	0.033		0.055
b		0.50			0.020	
b1	0.38		0.50	0.015		0.020
D			24.80			0.976
E		8.80			0.346	
е		2.54			0.100	
e3		22.86			0.900	
F			7.10			0.280
I			5.10			0.201
L		3.30			0.130	
Z			1.27			0.050



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.





5A SWITCHING REGULATOR


MULTIPOWER BCD TECHNOLOGY

- 5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULA-TION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


DESCRIPTION

The L4975A is a stepdown monolithic power switching regulator delivering 5A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM



Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4975A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.




November 1991 1/21

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₉	Input Voltage	55	\ \
V ₉	Input Operating Voltage	50	<
V ₇	Output DC Voltage Output Peak Voltage at t = 0.1µs f = 200KHz	-1 -7	\ \ \
l ₇	Maximum Output Current	Internally Limited	
V ₆	Bootstrap Voltage Bootstrap Operating Voltage	65 V ₉ + 15	> >
V ₃ , V ₁₂	Input Voltage at Pins 3, 12	12	\ \
V ₄	Reset Output Voltage	50	V
l ₄	Reset Output Sink Current	50	mA
V ₅ , V ₁₀ , V ₁₁ , V ₁₃	Input Voltage at Pin 5, 10, 11, 13	7	\ \
l ₅	Reset Delay Sink Current	30	mA
I ₁₀	Error Amplifier Output Sink Current	1	Α
I ₁₂	Soft Start Sink Current	30	mA
P _{tot}	Total Power Dissipation at T _{case} < 120℃	30	W
T _j , T _{stg}	Junction and Storage Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



THERMAL DATA

S	Symbol	Parameter		Value	Unit
F	R _{th i-case}	Thermal Resistance Junction-case	max	1	°C/W
1 -	R _{th j-amb}	Thermal Resistance Junction-ambient	max	35	°C/W



PIN FUNCTIONS

N°	Name	Function
1	OSCILLATOR	R _{osc} . External resistor connected to ground determines the constant charging current of C _{osc} .
2	OSCILLATOR	C _{osc} . External capacitor connected to ground determines (with R _{osc}) the switching frequency.
3	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \text{K}\Omega$ resistor when power fail signal not required.
4	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
5	RESET DELAY	A C _d capacitor connected between this terminal and ground determines the reset signal delay time.
6	BOOTSTRAP	A C _{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
7	OUTPUT	Regulator Output.
8	GROUND	Common Ground Terminal
9	SUPPLY VOLTAGE	Unregulated Input Voltage.
10	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
11	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
12	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
13	SYNC INPUT	Multiple L4975A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse.
14	V _{ref}	5.1V V _{ref} Device Reference Voltage.
15	V _{start}	Internal Start-up Circuit to Drive the Power Stage.

CIRCUIT OPERATION (refer to the block diagram)

The L4975A is a 5A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 5A at an output voltage adjustable from 5.1V to 40V, and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V\pm2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.

An external bootstrap capacitor charged to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 500kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V\pm2\%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and



Figure 1: Feedforward Waveform




Figure 2: Soft Start Function





Figure 3: Limiting Current Function



stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures

a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz.


The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V the reset output goes low immediately. The reset output is an open collector-drain.

Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig 4B shows the case when the output is 5.1V but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.



ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25$ °C, $V_i = 35$ V, $R_4 = 16$ K Ω , $C_9 = 2.2$ nF, $f_{SW} = 200$ KHz typ, unless otherwise specified) DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
Vi	input Voltage Range (pin 9)	$V_0 = V_{ref}$ to 40V $I_0 = 5A$	15		50	>	5
Vo	Output Votage	$V_i = 15V \text{ to } 50V$ $I_o = 3A; V_o = V_{re}f$	5	5.1	5.2	V	5
ΔV _o	Line Regulation	$V_i = 15V \text{ to } 50V$ $I_0 = 2A; V_0 = V_{re}f$		12	30	mV	5
ΔV _o	Load Regulation	$V_0 = V_{ref}$ $I_0 = 2A \text{ to } 4A$ $I_0 = 1A \text{ to } 5A$		10 20	30 50	mV mV	5
V _d	Dropout Voltage Between Pin 9 and 7	I _o = 3A I _o = 5A		0.4 0.55	0.6 0.8	> >	5
I _{7L}	Max. Limiting Current	$V_i = 15 \text{ to } 50V$ $V_0 = V_{\text{ref}} \text{ to } 40V$	5.5	6.5	7.5	Α	5
η	Efficiency	$I_{o} = 3A$ $V_{o} = V_{ref}$ $V_{o} = 12V$	70	75 80		% %	5
		$I_o = 5A$ $V_o = V_{ref}$ $V_o = 12V$	80	85 92		% %	5
SVR	Supply Voltage Ripple Reject.	$V_i = 2VRMS; I_0 = 3A$ $f = 100Hz; V_0 = V_{ref}$	56	60		dB	5
f	Switching Frequency		180	200	220	KHz	5
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Swiching Frequency	V _i = 15V to 45V		2	6	%	5
$\frac{\Delta f}{T_j}$	Temperature Stability of Swiching Frequency	$T_j = 0 \text{ to } 125^{\circ}\text{C}$		1		%	5
f _{max}	Maximum Operating Switching Frequency	$V_0 = V_{ref}; R_4 = 10K\Omega$ $I_0 = 5A; C_9 = 1nF$	500			KHz	5

Vref SECTION (pin 14)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₄	Reference Voltage		5	5.1	5.2	V	7
ΔV_{14}	Line Regulation	V _i = 15V to 50V		10	25	mV	7
ΔV_{14}	Load Regulation	I ₁₄ = 0 to 1mA		20	40	mV	7
$\frac{\Delta V_{14}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	$T_j = 0$ °C to 125°C		0.4		mV/°C	7
I _{14 short}	Short Circuit Current Limit	$V_{14} = 0$		70		mA	7

V_{START} SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₅	Reference Voltage		11.4	12	12.6	V	7
ΔV_{15}	Line Regulation	$V_i = 15 \text{ to } 50V$		0.6	1.4	V	7
ΔV_{15}	Load Regulation	I ₁₅ = 0 to 1mA		50	200	mV	7
I _{15 short}	Short Circuit Current Limit	V15 = 0V		80		mA	7

ELECTRICAL CHARACTERISTICS (continued)

DC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V_{9on}	Turn-on Threshold		10	11	12	>	7A
V _{9 Hyst}	Turn-off Hysteresys			1		V	7A
I _{9Q}	Quiescent Current	$V_{12} = 0$; S1 = D		13	19	mA	7A
I _{9OQ}	Operating Supply Current	V ₁₂ = 0; S ₁ = C; S ₂ = B		16	23	mA	7A
I _{7L}	Out Leak Current	$V_i = 55V$; $S3 = A$; $V_{12} = 0$			2	mA	7A

SOFT START

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
I ₁₂	Soft Start Source Current	$V_{12} = 3V; V_{11} = 0V$	70	100	130	μΑ	7B
V ₁₂	Output Saturation Voltage	I ₁₂ = 20mA; V ₉ = 10V			1	V	7B
		$I_{12} = 200 \mu A; V_9 = 10 V$			0.7	V	7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{10H}	High Level Out Voltage	$I_{10} = -100\mu A; S1 = C$ $V_{11} = 4.7V$	6			V	7C
V ₁₀ L	Low Level Out Voltage	$I_{10} = +100\mu A; S1 = C$ $V_{11} = 5.3V;$			1.2	V	7C
I _{10H}	Source Output Current	$V_{10} = 1V$; S1 = E $V_{11} = 4.7V$	100	150		μΑ	7C
I _{10L}	Sink Output Current	V ₁₀ = 6V; S1 = D V ₁₁ = 5.3V	100	150		μΑ	7C
I ₁₁	Input Bias Current	Rs = 10KΩ		0.4	3	μΑ	_
Gv	DC Open Loop Gain	V _{VCM} = 4V; R _S = 10Ω	60			dB	-
SVR	Supply Voltage Rejection	15 < V _i < 50V; R _S = 10Ω	60	80		dB	_
Vos	Input Offset Voltage	$R_S = 50\Omega$		2	10	mV	_

RAMP GENERATOR (pin 2)

Symbol	Parameter	Test Co	ndition	Min.	Тур.	Max.	Unit	Fig.
V ₂	Ramp Valley	S1 = C; S2 =	В	1.2	1.5		V	7A
V ₂	Ramp Peak	S1 = C	Vi = 15V		2.5		V	7A
		S2 = B	$V_i = 45V$		5.5		V	7A
l ₂	Min. Ramp Current	S1 = A; I ₁ = 100μA			270	300	μΑ	7A
l ₂	Max. Ramp Current	S1 = A; I1 = 1mA		2.4	2.7		mA	7A

SYNC FUNCTION (pin 13)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₃	Low Input Voltage	V _i = 15V to 50V; V ₁₂ = 0; S1 = C; S2 = B; S4 = B	-0.3		0.9	٧	7A
V ₁₃	High Input voltage	V ₁₂ = 0; S1 = C; S2 = B; S4 = B	3.5		5.5	V	7A
I _{13L}	Sync Input Current with Low Input Voltage	$V_2 = V_{13} = 0.9V$; S4 = A; S1 = C; S2 = B			0.4	mA	7A
I _{13H}	Input Current with High Input Voltage	V ₁₃ = 3.5V; S ₄ = A; S ₁ = C; S ₂ = B			1.5	mA	7A
V ₁₃	Output Amplitude		4	5		V	_
t _W	Output Pulse Width	V _{thr} = 2.5V	0.3	0.5	0.8	μs	_




ELECTRICAL CHARACTERISTICS (continued)

RESET AND POWER FAIL FUNCTIONS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11R}	Rising Threshold Voltage (pin 11)	$V_i = 15 \text{ to } 50V$ $V_3 = 5.3V$	V _{ref} -120	V _{ref} -100	V _{ref} –80	V mV	7D
V _{11F}	Falling Threshold Voltage (pin 11)	Vi = 15 to 50V $V_3 = 5.3V$	4.77	V _{ref} -200	V _{ref} -160	V mV	7D
V _{5H}	Delay High Threshold Voltage	$V_i = 15 \text{ to } 50V$ $V_{11} = V_{14}$	4.95	5.1	5.25	>	7D
V _{5L}	Delay Low Threshold Voltage	Vi = 15 to 50V $V_{11} = V_{14}$ $V_3 = 5.3V$	1	1.1	1.2	>	7D
-l _{5SO}	Delay Source Current	$V_3 = 5.3V$; $V_5 = 3V$	40	60	80	μΑ	7D
I _{5SI}	Delay Sink Current	$V_3 = 4.7V$; $V_5 = 3V$	10			mA	7D
V _{4S}	Out Saturation Voltage	$I_4 = 15mA; S1 = B$ $V_3 = 4.7V$			0.4	V	7D
14	Output Leak Current	V ₄ = 50V; S1 = A V ₃ = 5.3V			100	μΑ	7D
V _{3R}	Rising Threshold Voltage	$V_{11} = V_{14}$	4.95	5.1	5.25	٧	7D
V _{3H}	Hysteresys		0.4	0.5	0.6	V	7D
l ₃	Input Bias Current			1	3	μΑ	7D

Figure 5: Test and Evaluation Board Circuit



TYPICAL PERFORMANCES (using evaluation board):

n=83% (V_i = 35V ; V_o = V_{REF} ; I_o = 5A ; f_{SW} = 200KHz)

 $V_{o \text{ RIPPLE}} = 30 \text{mV}$ (at 5A) with output filter capacitor ESR $\leq 60 \text{m}\Omega$

Line regulation = $5mV (V_i = 15 \text{ to } 50V)$

Load regulation = 15mV ($I_0 = 2$ to 5A)

For component values, refer to test circuit part list.

D١ C12 C13 C15 J2 L4975 GND GND ۷o

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).

PARTS LIST

$R_1 = 30K\Omega$	C_1 , $C_2 = 3300 \mu F 63 V_L EYF (ROE)$		
$R_2 = 10K\Omega$	C_3 , C_4 , C_5 , $C_6 = 2.2 \mu F$		
$R_3 = 15K\Omega$	C ₇ = 390pF Film		
$R_4 = 16K\Omega$	C ₈ = 22nF MKT 1817 (ERO)		
$R_5 = 22\Omega \ 0.5W$			
R ₆ = 4K7	C ₉ = 2.2nF KP1830		
$R_7 = 10\Omega$	C ₁₀ = 220nF MKT		
R ₈ = see tab. A	C ₁₁ = 2.2nF MP1830		
R ₉ = OPTION	** C_{12} , C_{13} , $C_{14} = 220 \mu F 40 V_L EKR$		
$R_{10} = 4K7$	$C_{15} = 1\mu F$ Film		
$R_{11} = 10\Omega$			
D1 = MBR 760CT (or 7.5A/60V or equivalent)			
L1 = 80μH	core 58930 MAGNETICS 24 TURNS Ø 1.1mm (AWG 17) COGEMA 949178		

 $^{^{\}star}~$ 2 capacitors in parallel to increase input RMS current capability ** 3 capacitors in parallel to reduce total output ESR

Table A

V ₀	R 9	R ₇
12V	4.7kΩ	6.2kW
15V	4.7kΩ	9.1kΩ
18V	4.7kΩ	12kΩ
24V	4.7kΩ	18kΩ

Table B SUGGESTED BOOTSTRAP CAPACITORS

Operating Frequency	Bootstrap Cap.c10
f = 20KHz	≥680nF
f = 50KHz	≥470nF
f = 100KHz	≥330nF
f = 200KHz	≥220nF
f = 500KHz	≥100nF

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)




Figure 7: DC Test Circuits




Figure 7A




Figure 7B




Figure 7D




Figure 7C




Figure 8: Quiescent Drain Current vs. Supply Voltage (0% duty cycle - see fig. 7A).




Figure 10: Quiescent Drain Current vs. Duty Cycle




Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)




Figure 9: Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 11: Reference Voltage (pin14) vs. V_i (see fig. 7)




Figure 13: Reference Voltage (pin15) vs. V_i (see fig. 7)




Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)




Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)




Figure 18: Switching Frequency vs. R4 (see fig. 5)




Figure 15: Reference Voltage 5.1V (pin 14) Supply Voltage Ripple Rejection vs. Frequency




Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)




Figure 19: Max. Duty Cycle vs. Frequency




Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)




Figure 22: Load Transient Response (see fig. 5)




Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature




Figure 21: Line Transient Response (see fig. 5)




Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7




Figure 25: Power Dissipation (device only) vs. Input Voltage




Figure 26: Power Dissipation (device only) vs. Output Voltage




Figure 28: Efficiency vs. Output Current




Figure 30: Efficiency vs. Output Voltage




Figure 27: Heatsink Used to Derive the Device's Power Dissipation

$$R_{th} - Heatsink = \frac{T_{case} - T_{amb}}{P_d}$$




Figure 29: Efficiency vs. Output Voltage






Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)





90

H91L4978-12

120

150 Tamb(°C)

Figure 32: Power Dissipation Derating Curve

Figure 33: 5.1V/12V Multiple Supply. Note the Synchronization between the L4975A and the L4974A




Figure 34: 5.1V / 5A Low Cost Application




Figure 35: 5A Switching Regulator, Adjustable from 0V to 25V.






Figure 36: L4975A's Sync. Example



MULTIWATT15 PACKAGE MECHANICAL DATA

DIM		mm			inch	
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
E	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L	22.1		22.6	0.870		0.890
L1	22		22.5	0.866		0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.2	4.3	4.6	0.165	0.169	0.181
M1	4.5	5.08	5.3	0.177	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved MULTIWATT® is a Registered Trademark of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.






7A SWITCHING REGULATOR

- 7A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULA-TION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


DESCRIPTION

The L4977A is a stepdown monolithic power switching regulator delivering 7A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM



Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4977A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.




November 1991 1/21

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V ₉	Input Voltage	55	V
V ₉	Input Operating Voltage	50	V
V ₇	Output DC Voltage Output Peak Voltage at t = 0.1µs f = 200KHz	-1 -7	\ \ \
l ₇	Maximum Output Current	Internally Limited	
V ₆	Bootstrap Voltage Bootstrap Operating Voltage	65 V ₉ + 15	\ \ \
V ₃ , V ₁₂	Input Voltage at Pins 3, 12	12	V
V ₄	Reset Output Voltage	50	V
I ₄	Reset Output Sink Current	50	mA
V ₅ , V ₁₀ , V ₁₁ , V ₁₃	Input Voltage at Pin 5, 10, 11, 13	7	V
I ₅	Reset Delay Sink Current	30	mA
I ₁₀	Error Amplifier Output Sink Current	1	А
l ₁₂	Soft Start Sink Current	30	mA
P _{tot}	Total Power Dissipation at T _{case} < 120°C	30	W
T _j , T _{stg}	Junction and Storage Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



THERMAL DATA

S	Symbol	Parameter		Value	Unit
F	R _{th i-case}	Thermal Resistance Junction-case	max	1	°C/W
1 -	R _{th j-amb}	Thermal Resistance Junction-ambient	max	35	°C/W



PIN FUNCTIONS

N°	Name	Function
1	OSCILLATOR	R _{osc} . External resistor connected to ground determines the constant charging current of C _{osc} .
2	OSCILLATOR	C _{osc} . External capacitor connected to ground determines (with R _{osc}) the switching frequency.
3	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \text{K}\Omega$ resistor when power fail signal not required.
4	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
5	RESET DELAY	A C _d capacitor connected between this terminal and ground determines the reset signal delay time.
6	BOOTSTRAP	A C _{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
7	OUTPUT	Regulator Output.
8	GROUND	Common Ground Terminal
9	SUPPLY VOLTAGE	Unregulated Input Voltage.
10	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
11	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
12	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
13	SYNC INPUT	Multiple L4977A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse.
14	V _{ref}	5.1V V _{ref} Device Reference Voltage.
15	V _{start}	Internal Start-up Circuit to Drive the Power Stage.

CIRCUIT OPERATION (refer to the block diagram)

The L4977A is a 7A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 7A at an output voltage adjustable from 5.1V to 40V, and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V\pm2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.

An external bootstrap capacitor charged to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 500kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V\pm2\%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and



Figure 1: Feedforward Waveform




Figure 2: Soft Start Function





Figure 3: Limiting Current Function



stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures

a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz.


The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V the reset output goes low immediately. The reset output is an open collector-drain.

Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig 4B shows the case when the output is 5.1V but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.



ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25$ °C, $V_i = 35$ V, $R_4 = 16$ K Ω , $C_9 = 2.2$ nF, $f_{SW} = 200$ KHz typ, unless otherwise specified) DYNAMIC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
Vi	input Voltage Range (pin 9)	$V_o = V_{ref}$ to 40V $I_o = 7A$	15		50	V	5
Vo	Output Votage	$V_i = 15V$ to $50V$ $I_o = 3A$; $V_o = V_{re}f$	5	5.1	5.2	V	5
ΔV _o	Line Regulation	$V_i = 15V \text{ to } 50V$ $I_o = 2A; V_o = V_{re}f$		12	30	mV	5
ΔV _o	Load Regulation	$V_0 = V_{ref}$ $I_0 = 3A \text{ to } 5A$ $I_0 = 2A \text{ to } 7A$		10 20	25 40	mV mV	5
V _d	Dropout Voltage Between Pin 9 and 7	I _o = 5A I _o = 7A		0.4 0.8	0.6 1.1	V V	5
I _{7L}	Max. Limiting Current	$V_o = V_{ref}$ to 40V $V_i = 15$ to 50V	8	9.5	11	А	5
η	Efficiency	$I_{o} = 3A$ $V_{o} = V_{ref}$ $V_{o} = 12V$	70	75 80		% %	5
		$I_0 = 7A$ $V_0 = V_{ref}$ $V_0 = 12V$	75	80 87		% %	5
SVR	Supply Voltage Ripple Reject.	$V_i = 2VRMS$; $I_o = 3A$ $f = 100Hz$; $V_o = V_{ref}$	56	60		dB	5
f	Switching Frequency		180	200	220	KHz	5
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Swiching Frequency	V _i = 15V to 45V		2	6	%	5
$\frac{\Delta f}{T_j}$	Temperature Stability of Swiching Frequency	$T_j = 0 \text{ to } 125^{\circ}\text{C}$		1		%	5
f _{max}	Maximum Operating Switching Frequency	$V_0 = V_{ref}$; $R_4 = 10K\Omega$ $I_0 = 7A$; $C_9 = 1nF$	500			KHz	5

Vref SECTION (pin 14)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₄	Reference Voltage		5	5.1	5.2	V	7
ΔV ₁₄	Line Regulation	V _i = 15V to 50V		10	25	mV	7
ΔV_{14}	Load Regulation	I ₁₄ = 0 to 1mA		20	40	mV	7
$\frac{\Delta V_{14}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	$T_j = 0$ °C to 125°C		0.4		mV/°C	7
I _{14 short}	Short Circuit Current Limit	$V_{14} = 0$		70		mA	7

V_{START} SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₅	Reference Voltage		11.4	12	12.6	V	7
ΔV_{15}	Line Regulation	V _i = 15 to 50V		0.6	1.4	V	7
ΔV_{15}	Load Regulation	I ₁₅ = 0 to 1mA		50	200	mV	7
I _{15 short}	Short Circuit Current Limit	V15 = 0V		80		mA	7

ELECTRICAL CHARACTERISTICS (continued)

DC CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{9on}	Turn-on Threshold		10	11	12	>	7A
V _{9 Hyst}	Turn-off Hysteresys			1		V	7A
I _{9Q}	Quiescent Current	$V_{12} = 0$; $S1 = D$		13	19	mA	7A
I _{9OQ}	Operating Supply Current	V ₁₂ = 0; S ₁ = C; S ₂ = B		16	23	mA	7A
I _{7L}	Out Leak Current	$V_i = 55V$; $S3 = A$; $V_{12} = 0$			2	mA	7A

SOFT START

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
I ₁₂	Soft Start Source Current	$V_{12} = 3V; V_{11} = 0V$	70	100	130	μΑ	7B
V ₁₂	Output Saturation Voltage	I ₁₂ = 20mA; V ₉ = 10V			1	V	7B
		$I_{12} = 200 \mu A; V_9 = 10 V$			0.7	V	7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{10H}	High Level Out Voltage	$I_{10} = -100\mu A; S1 = C$ $V_{11} = 4.7V$	6			>	7C
V ₁₀ L	Low Level Out Voltage	I ₁₀ = +100μA; S1 = C V ₁₁ = 5.3V;			1.2	V	7C
I _{10H}	Source Output Current	$V_{10} = 1V$; S1 = E $V_{11} = 4.7V$	100	150		μΑ	7C
I ₁₀ L	Sink Output Current	V ₁₀ = 6V; S1 = D V ₁₁ = 5.3V	100	150		μΑ	7C
I ₁₁	Input Bias Current	Rs = 10KΩ		0.4	3	μΑ	_
G∨	DC Open Loop Gain	V _{VCM} = 4V; R _S = 10Ω	60			dB	_
SVR	Supply Voltage Rejection	$15 < V_i < 50V;$ $R_S = 10\Omega$	60	80		dB	-
Vos	Input Offset Voltage	$R_S = 50\Omega$		2	10	mV	_

RAMP GENERATOR (pin 2)

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit	Fig.
V ₂	Ramp Valley	S1 = C; S2 = B		1.2	1.5		V	7A
V_2	Ramp Peak	S1 = C	Vi = 15V		2.5		V	7A
	•	S2 = B	$V_i = 45V$		5.5		V	7A
l ₂	Min. Ramp Current	S1 = A; I ₁ = 100μA			270	300	μΑ	7A
l ₂	Max. Ramp Current	S1 = A; I1 = 1	S1 = A; I1 = 1mA		2.7		mA	7A

SYNC FUNCTION (pin 13)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₃	Low Input Voltage	V _i = 15V to 50V; V ₁₂ = 0; S1 = C; S2 = B; S4 = B	-0.3		0.9	>	7A
V ₁₃	High Input voltage	V ₁₂ = 0; S1 = C; S2 = B; S4 = B	3.5		5.5	V	7A
I _{13L}	Sync Input Current with Low Input Voltage	$V_{13} = V_2 = 0.9V; S4 = A;$ S1 = C; S2 = B			0.4	mA	7A
I _{13H}	Input Current with High Input Voltage	V ₁₃ = 3.5V; S ₄ = A; S ₁ = C; S ₂ = B			1.5	mA	7A
V ₁₃	Output Amplitude		4	5		٧	_
t _W	Output Pulse Width	$V_{thr} = 2.5V$	0.3	0.5	0.8	μs	_




ELECTRICAL CHARACTERISTICS (continued)

RESET AND POWER FAIL FUNCTIONS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11R}	Rising Threshold Voltage (pin 11)	$V_i = 15 \text{ to } 50V$ $V_3 = 5.3V$	V _{ref} -120	V _{ref} -100	V _{ref} –80	V mV	7D
V _{11F}	Falling Threshold Voltage (pin 11)	Vi = 15 to 50V $V_3 = 5.3V$	4.77	V _{ref} -200	V _{ref} -160	V mV	7D
V_{5H}	Delay High Threshold Voltage	$V_i = 15 \text{ to } 50V$ $V_{11} = V_{14}$ $V_3 = 5.3V$	4.95	5.1	5.25	V	7D
V_{5L}	Delay Low Threshold Voltage	Vi = 15 to 50V $V_{11} = V_{14}$ $V_3 = 5.3V$	1	1.1	1.2	V	7D
-I _{5SO}	Delay Source Current	$V_3 = 5.3V$; $V_5 = 3V$	40	60	80	μΑ	7D
I _{5SI}	Delay Sink Current	$V_3 = 4.7V$; $V_5 = 3V$	10			mA	7D
V_{4S}	Out Saturation Voltage	$I_4 = 15mA; S1 = B$ $V_3 = 4.7V$			0.4	V	7D
l ₄	Output Leak Current	V ₄ = 50V; S1 = A V ₃ = 5.3V			100	μΑ	7D
V _{3R}	Rising Threshold Voltage	$V_{11} = V_{14}$	4.95	5.1	5.25	V	7D
V _{3H}	Hysteresys		0.4	0.5	0.6	V	7D
l ₃	Input Bias Current			1	3	μΑ	7D

Figure 5: Test and Evaluation Board Circuit



TYPICAL PERFORMANCES (using evaluation board):

n=83% (V_i = 35V ; V_o = V_{REF} ; I_o = 7A ; f_{SW} = 200KHz)

 $V_{o RIPPLE} = 30 mV$ (at 7A) with output filter capacitor ESR $\leq 60 m\Omega$

Line regulation = 5mV ($V_i = 15$ to 50V)

Load regulation = 15mV ($I_0 = 2$ to 7A)

For component values, refer to test circuit part list.

C12 C13 L1 C15 C2 C1 11 J2 L4970/77 ۷o GND +8 VI GND

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).

PARTS LIST

$R_1 = 30K\Omega$	C_1 , $C_2 = 3300 \mu F 63 V_L EYF (ROE)$
$R_2 = 10K\Omega$	C_3 , C_4 , C_5 , $C_6 = 2.2 \mu F$
$R_3 = 15K\Omega$	C ₇ = 390pF Film
$R_4 = 16K\Omega$	C ₈ = 22nF MKT 1817 (ERO)
$R_5 = 22\Omega \ 0.5W$	
R ₆ = 4K7	C ₉ = 2.2nF KP1830
$R_7 = 10\Omega$	C ₁₀ = 220nF MKT
R ₈ = see tab. A	C ₁₁ = 2.2nF MP1830
R ₉ = OPTION	** C_{12} , C_{13} , $C_{14} = 220 \mu F 40 V_L EKR$
$R_{10} = 4K7$	$C_{15} = 1\mu F$ Film
$R_{11} = 10\Omega$	
D1 = MBR 1560	CT (or 16A/60V or equivalent)
L1 = 40μH	core 58071 MAGNETICS 27 TURNS Ø 1,3mm (AWG 16) COGEMA 949178

 $^{^{\}star}~$ 2 capacitors in parallel to increase input RMS current capability ** 3 capacitors in parallel to reduce total output ESR

Table A

V ₀	R ₉	R ₇
12V	4.7kΩ	6.2kW
15V	4.7kΩ	9.1kΩ
18V	4.7kΩ	12kΩ
24V	4.7kΩ	18kΩ

Table B SUGGESTED BOOTSTRAP CAPACITORS

Operating Frequency	Bootstrap Cap.c10
f = 20KHz	≥680nF
f = 50KHz	≥470nF
f = 100KHz	≥330nF
f = 200KHz	≥220nF
f = 500KHz	≥100nF

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)




Figure 7: DC Test Circuits




Figure 7A




Figure 7B




Figure 7D




Figure 7C




Figure 8: Quiescent Drain Current vs. Supply Voltage (0% duty cycle - see fig. 7A).




Figure 10: Quiescent Drain Current vs. Duty Cycle




Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)




Figure 9: Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 11: Reference Voltage (pin14) vs. V_i (see fig. 7)




Figure 13: Reference Voltage (pin15) vs. V_i (see fig. 7)




Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)




Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)




Figure 18: Switching Frequency vs. R4 (see fig. 5)




Figure 15: Reference Voltage 5.1V (pin 14) Supply Voltage Ripple Rejection vs. Frequency




Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)




Figure 19: Max. Duty Cycle vs. Frequency




Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)




Figure 22: Load Transient Response (see fig. 5)




Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature




Figure 21: Line Transient Response (see fig. 5)




Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7




Figure 25: Power Dissipation (device only) vs. Input Voltage




Figure 26: Power Dissipation (device only) vs. Output Voltage




Figure 28: Efficiency vs. Output Current




Figure 30: Efficiency vs. Output Voltage




Figure 27: Heatsink Used to Derive the Device's Power Dissipation

$$R_{th} - Heatsink = \frac{T_{case} - T_{amb}}{P_d}$$
H311.4978




Figure 29: Efficiency vs. Output Voltage





Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)






Figure 32: Power Dissipation Derating Curve

10U

H91L4978-12

Figure 33: A5.1V/12V Multiple Supply. Note the Synchronization between the L4977A and the L4974A

90

128

150 Tamb(°C)




Figure 34: 5.1V / 7A Low Cost Application




Figure 35: 7A Switching Regulator, Adjustable from 0V to 25V.






Figure 36: L4977A's Sync. Example



MULTIWATT15 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
E	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L	22.1		22.6	0.870		0.890
L1	22		22.5	0.866		0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
M	4.2	4.3	4.6	0.165	0.169	0.181
M1	4.5	5.08	5.3	0.177	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved MULTIWATT® is a Registered Trademark of SGS-THOMSON Microlectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES


Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.



SG2525A/2527A SG3525A/3527A

REGULATING PULSE WIDTH MODULATORS

- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO ± 1 %
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- INTERNAL SOFT-START
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH HYSTERESIS
- LATCHING PWM TO PREVENT MULTIPLE PULSES
- DUAL SOURCE/SINK OUTPUT DRIVERS




DESCRIPTION

The SG3525A/3527A series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip + 5.1 V reference is trimmed to \pm 1 % and the input common-mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the C_T and the discharge terminals provide a wide range of dead time ad- justment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuity and the output stages, providing instantaneous turn off through the PWM latch with pulsed shut-

down, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitterfree operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulses has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The SG3525A output stage features NOR logic, giving a LOW output for an OFF state. The SG3527A utilizes OR logic which results in a HIGH output level when OFF.

PIN CONNECTIONS AND ORDERING NUMBERS (top view)



December 1995 1/12

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{i}	Supply Voltage	40	V
Vc	Collector Supply Voltage	40	V
losc	Oscillator Charging Current	5	mA
Ιο	Output Current, Source or Sink	500	mA
I_R	Reference Output Current	50	mA
Ι _Τ	Current through C _T Terminal Logic Inputs Analog Inputs	5 - 0.3 to + 5.5 - 0.3 to V _i	mA V V
Ptot	Total Power Dissipation at T _{amb} = 70 °C	1000	mW
Tj	Junction Temperature Range	– 55 to 150	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C
T_{op}	Operating Ambient Temperature : SG2525A/27A SG3525A/27A	— 25 to 85 0 to 70	°C

THERMAL DATA

Symbol	Parameter			DIP16	Unit
Rth j-pins	Thermal Resistance Junction-pins	Max		50	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max		80	°C/W
R _{th i-alumina}	Thermal Resistance Junction-alumina (*)	Max	50		°C/W

^{*} Thermal resistance junction-alumina with the device soldered on the middle of an alumina supporting substrate measuring 15×20 mm; 0.65 mm thickness with infinite heatsink.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

(V# i = 20 V, and over operating temperature, unless otherwise specified)

Symbol	Parameter Test Co	Test Conditions			GG2525A GG2527A		SG3525A SG3527A		
	Min. Typ. Max.		Max.	Min.	Тур.	Max.			
REFEREN	CE SECTION								_
V_{REF}	Output Voltage	T _j = 25 °C	5.05	5.1	5.15	5	5.1	5.2	V
ΔV_{REF}	Line Regulation	$V_i = 8 \text{ to } 35 \text{ V}$		10	20		10	20	mV
ΔV_{REF}	Load Regulation	$I_L = 0$ to 20 mA		20	50		20	50	mV
$\Delta V_{REF}/\Delta T^*$	Temp. Stability	Over Operating Range		20	50		20	50	mV
*	Total Output Variation	Line, Load and Temperature	5		5.2	4.95		5.25	V
	Short Circuit Current	V _{REF} = 0 T _j = 25 °C		80	100		80	100	mA
*	Output Noise Voltage	10 Hz ≤f ≤ 10 kHz, $T_j = 25 ^{\circ}\text{C}$		40	200		40	200	μVrms
ΔV_{REF}^*	Long Term Stability	T _j = 125 °C, 1000 hrs		20	50		20	50	mV
OSCILL AT	OR SECTION * *				•				•
*, •	Initial Accuracy	T _i = 25 °C		± 2	± 6		± 2	± 6	%
*, •	Voltage Stability	V _i = 8 to 35 V		± 0.3	± 1		± 1	± 2	%
Δf/ΔΤ*	Temperature Stability	Over Operating Range		± 3	± 6		± 3	± 6	%
f _{MIN}	Minimum Frequency	$R_T = 200 \text{ K}\Omega \text{ C}_T = 0.1 \mu\text{F}$			120			120	Hz
f _{MAX}	Maximum Frequency	$R_T = 2 \text{ K}\Omega \text{ C}_T = 470 \text{ pF}$	400			400			KHz
	Current Mirror	I _{RT} = 2 mA	1.7	2	2.2	1.7	2	2.2	mA
*, •	Clock Amplitude		3	3.5		3	3.5		V
*, •	Clock Width	T _i = 25 °C	0.3	0.5	1	0.3	0.5	1	μs
	Sync Threshold	,	1.2	2	2.8	1.2	2	2.8	V
	Sync Input Current	Sync Voltage = 3.5 V		1	2.5		1	2.5	mA
ERROR A	MPLIFIER SECTION (Vo				•				
Vos	Input Offset Voltage	,		0.5	5		2	10	mV
I _b	Input Bias Current			1	10		1	10	μА
I _{os}	Input Offset Current				1			1	μΑ
	DC Open Loop Gain	$R_L \ge 10 \ M\Omega$	60	75		60	75		dB
*	Gain Bandwidth Product	$G_V = 0 \text{ dB}$ $T_j = 25 ^{\circ}\text{C}$	1	2		1	2		MHz
*, ¿	DC Transconduct.	30 $K\Omega \le R_L \le 1 M\Omega$ $T_j = 25 ^{\circ}C$	1.1	1.5		1.1	1.5		ms
	Output Low Level			0.2	0.5		0.2	0.5	V
	Output High Level		3.8	5.6		3.8	5.6		V
CMR	Comm. Mode Reject.	V _{CM} = 1.5 to 5.2 V	60	75		60	75		dB
PSR	Supply Voltage Rejection	V _i = 8 to 35 V	50	60		50	60		dB



ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	SG2525A SG2527A			SG3525A SG3527A			Unit
-			Min.	Тур.	Max.	Min.	Тур.	Max.	
PWM CO	MPARATOR								
	Minimum Duty-cycle				0			0	%
	Maximum Duty-cycle		45	49		45	49		%
•	Input Threshold	Zero Duty-cycle	0.7	0.9		0.7	0.9		V
		Maximum Duty-cycle		3.3	3.6		3.3	3.6	V
*	Input Bias Current			0.05	1		0.05	1	μΑ
SHUTDO	WN SECTION								
	Soft Start Current	$V_{SD} = 0 \text{ V}, V_{SS} = 0 \text{ V}$	25	50	80	25	50	80	μΑ
	Soft Start Low Level	V _{SD} = 2.5 V		0.4	0.7		0.4	0.7	V
	Shutdown Threshold	To outputs, $V_{SS} = 5.1 \text{ V}$ $T_j = 25 ^{\circ}\text{C}$	0.6	0.8	1	0.6	0.8	1	V
	Shutdown Input Current	V _{SD} = 2.5 V		0.4	1		0.4	1	mA
*	Shutdown Delay	$V_{SD} = 2.5 \text{ V T}_{j} = 25 ^{\circ}\text{C}$		0.2	0.5		0.2	0.5	μs
OUTPUT	DRIVERS (each output) ((V _C = 20 V)							
	Output Low Level	I _{sink} = 20 mA		0.2	0.4		0.2	0.4	V
		I _{sink} = 100 mA		1	2		1	2	V
	Output High Level	I _{source} = 20 mA	18	19		18	19		V
		I _{source} = 100 mA	17	18		17	18		V
	Under-Voltage Lockout	V _{comp} and V _{ss} = High	6	7	8	6	7	8	V
lc	Collector Leakage	V _C = 35 V			200			200	μΑ
t _r *	Rise Time	$C_L = 1 \text{ nF}, T_j = 25 ^{\circ}\text{C}$		100	600		100	600	ns
t _f *	Fall Time	$C_L = 1 \text{ nF}, T_j = 25 ^{\circ}\text{C}$		50	300		50	300	ns
TOTAL S	TANDBY CURRENT								
Is	Supply Current	V _i = 35 V		14	20		14	20	mA

^{*} These parameters, although guaranteed over the recommended operating conditions, are not 100 % tested in production.


$$f = \frac{1}{C_T(0.7 R_T + 3 R_D)}$$

■DC transconductance (g_M) relates to DC open-loop voltage gain (G_V) according to the following equation : $G_V = g_M R_L$ where R_L is the resistance from pin 9 to ground. The minimum g_M specification is used to calculate minimum G_V when the error amplifier output is loaded.



Tested at f_{osc} = 40 KHz (R_T = 3.6 K Ω , C_T = 0.1 μ F, R_D = 0 Ω). Approximate oscillator frequency is defined by :

TEST CIRCUIT



RECOMMENDED OPERATING CONDITIONS (•)

Parameter	Value
Input Voltage (Vi)	8 to 35 V
Collector Supply Voltage (V _C)	4.5 to 35 V
Sink/Source Load Current (steady state)	0 to 100 mA
Sink/Source Load Current (peak)	0 to 400 mA
Reference Load Current	0 to 20 mA
Oscillator Frequency Range	100 Hz to 400 KHz
Oscillator Timing Resistor	2 KΩ to 150 KΩ
Oscillator Timing Capacitor	0.001 μF to 0.1 μF
Dead Time Resistor Range	0 to 500 Ω

^(•) Range over which the device is functional and parameter limits are guaranteed.

Figure 1 : Oscillator Charge Time vs. R_T and C_T .




Figure 3: SG1525A Output Saturation Characteristics.




Figure 2 : Oscillator Discharge Time vs. R_D and C_T .





Figure 4: Error Amplifier Voltage Gain and Phase vs. Frequency.



INV. 10 PWM COMPARATOR 100 M 9 COMP

Figure 5: SG1525A Error Amplifier.

PRINCIPLES OF OPERATION

SHUTDOWN OPTIONS (see Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 μA to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM latch is immedi-

ately set providing the fastest turn-off signal to the outputs; and a 150 μA current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.

Figure 6: SG1525A Oscillator Schematic.






Figure 7: SG1525A Output Circuit (1/2 circuit shown).




8/12

Figure 8.




For single-ended supplies, the driver outputs are grounded. The $V_{\rm C}$ terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

Figure 10.




The low source impedance of the output drivers provides rapid charging of Power Mos input capacitance while minimizing external components.

Figure 9.



In conventional push-pull bipolar designs, forward base drive is controlled by R_1 - R_3 . Rapid turn-off times for the power devices are achieved with speed-up capacitors C_1 and C_2 .

Figure 11.




Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.




DIP16 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
Е		8.5			0.335	
е		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



SO16 NARROW PACKAGE MECHANICAL DATA

DIM.		mm			inch	
Dilvi.	MIN. TYP. MAX.		MIN.	TYP.	MAX.	
А			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1			45°	(typ.)		
D	9.8		10	0.386		0.394
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.150		0.157
L	0.4		1.27	0.150		0.050
М			0.62			0.024
S			8° (r	max.)		



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore -Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.




UC2842/3/4/5 UC3842/3/4/5

CURRENT MODE PWM CONTROLLER

- OPTIMIZED FOR OFF-LINE AND DC TO DC CONVERTERS
- LOW START-UP CURRENT (< 1 mA)
- AUTOMATIC FEED FORWARD COMPENSA-TION
- PULSE-BY-PULSE CURRENT LIMITING
- ENHANCED LOAD RESPONSE CHARAC-TERISTICS
- UNDER-VOLTAGE LOCKOUT WITH HYSTER-ESIS
- DOUBLE PULSE SUPPRESSION
- HIGH CURRENT TOTEM POLE OUTPUT
- INTERNALLY TRIMMED BANDGAP REFER-ENCE
- 500 KHz OPERATION
- LOW Ro ERROR AMP

DESCRIPTION


The UC3842/3/4/5 family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under voltage lockout featuring start-up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input,



logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off-state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC3842 and UC3844 have UVLO thresholds of 16V (on) and 10V (off), ideally suited off-line applications The corresponding thresholds for the UC3843 and UC3845 are 8.5 V and 7.9 V. The UC3842 and UC3843 can operate to duty cycles approaching 100%. A range of the zero to < 50 % is obtained by the UC3844 and UC3845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.

BLOCK DIAGRAM (toggle flip flop used only in U3844 and UC3845)




May 1995 1/11

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	Supply Voltage (low impedance source)	30	V
Vi	Supply Voltage (li < 30mA)	Self Limiting	
Ιο	Output Current	±1	Α
Eo	Output Energy (capacitive load)	5	μJ
	Analog Inputs (pins 2, 3)	-0.3 to 6.3	V
	Error Amplifier Output Sink Current	10	mA
P _{tot}	Power Dissipation at T _{amb} ≤ 50 °C (minidip, DIP-14)	1	W
P _{tot}	Power Dissipation at Tamb ≤ 25 °C (SO14)	725	mW
T _{stg}	Storage Temperature Range	- 65 to 150	°C
T_L	Lead Temperature (soldering 10s)	300	°C

^{*} All voltages are with respect to pin 5, all currents are positive into the specified terminal.

PIN CONNECTIONS (top views)



ORDERING NUMBERS

Туре	Minidip	SO14
UC2842	UC2842N	UC2842D
UC3843	UC2843N	UC2843D
UC2844	UC2844N	UC2844D
UC2845	UC2845N	UC2845D
UC3842	UC3842N	UC3842D
UC3843	UC3843N	UC3843D
UC3844	UC3844N	UC3844D
UC3845	UC3845N	UC3845D

THERMAL DATA

Symbol	Description	Minidip	SO14	Unit
R _{th j-amb}	Thermal Resistance Junction-ambient. ma	. 100	165	°C



ELECTRICAL CHARACTERISTICS (Unless otherwise stated, these specifications apply for $-25 \le T_{amb} \le 85^{\circ}\text{C}$ for UC2824X; $0 \le T_{amb} \le 70^{\circ}\text{C}$ for UC384X; $V_i = 15\text{V}$ (note 5); $R_T = 10\text{K}$; $C_T = 3.3\text{nF}$)

0	Danassatas	Took Com Prince	l	JC284	x	l	JC384	X	He 9
Symbol	Parameter	Test Conditions		Тур.				Max.	Unit
		REFERENCE SECTION			•	•		•	
V_{REF}	Output Voltage	$T_j = 25^{\circ}C$ $I_0 = 1mA$	4.95	5.00	5.05	4.90	5.00	5.10	V
ΔV_{REF}	Line Regulation	$12V \le V_i \le 25V$		6	20		6	20	mV
ΔV_{REF}	Load Regulation	$1 \le I_0 \le 20 \text{mA}$		6	25		6	25	mV
$\Delta V_{REF}/\Delta T$	Temperature Stability	(Note 2)		0.2	0.4		0.2	0.4	mV/°C
	Total Output Variant	Line, Load, Temperature (2)	4.9		5.1	4.82		5.18	V
e _N	Output Noise Voltage	$10Hz \le f \le 10KHz \ T_j = 25^{\circ}C$ (2)		50			50		μV
	Long Term Stability	$T_{amb} = 125^{\circ}C, 1000Hrs (2)$		5	25		5	25	mV
I _{SC}	Output Short Circuit		-30	-100	-180	-30	-100	-180	mA
		OSCILLATOR SECTION							
fs	Initial Accuracy	$T_j = 25^{\circ}C$ (6)	47	52	57	47	52	57	KHz
	Voltage Stability	12 ≤ V _i ≤ 25V		0.2	1		0.2	1	%
	Temperature Stability	$T_{MIN} \le T_{amb} \le T_{MAX}$ (2)		5			5		%
V ₄	Amplitude	V _{PIN4} Peak to Peak		1.7			1.7		V
		ERROR AMP SECTION							
V ₂	Input Voltage	V _{PIN1} = 2.5V	2.45	2.50	2.55	2.42	2.50	2.58	V
I _b	Input Bias Current			-0.3	-1		-0.3	-2	μΑ
	Avol	$2 \le V_0 \le 4V$	65	90		65	90		dB
В	Unity Gain Bandwidth	(2)	0.7	1		0.7	1		MHz
SVR	Supply Voltage Rejection	$12V \le V_i \le 25V$	60	70		60	70		dB
Ιο	Output Sink Current	VPIN2 = 2.7V VPIN1 = 1.1V	2	6		2	6		V
Ιο	Output Source Current	VPIN2 = 2.3V VPIN1 = 5V	-0.5	-0.8		-0.5	-0.8		mA
	V _{OUT} High	$V_{PIN2} = 2.3V;$ $R_L = 15K\Omega$ to Ground	5	6		5	6		V
	V _{OUT} Low	$V_{PIN2} = 2.7V;$ $R_L = 15K\Omega$ to Pin 8		0.7	1.1		0.7	1.1	>
		CURRENT SENSE SECTION	ON						
Gv	Gain	(3 & 4)	2.85	3	3.15	2.8	3	3.2	V/V
V ₃	Maximum Input Signal	V _{PIN1} = 5V (3)	0.9	1	1.1	0.9	1	1.1	V
SVR	Supply Voltage Rejection	$12 \le V_i \le 25V$ (3)		70			70		dB
l _b	Input Bias Current			-2	-10		-2	-10	μΑ
	Delay to Output			150	300		150	300	ns
		OUTPUT SECTION							
l _{OL}	Output Low Level	I _{SINK} = 20mA		0.1	0.4		0.1	0.4	V
		I _{SINK} = 200mA		1.5	2.2		1.5	2.2	٧
Іон	Output High Level	ISOURCE = 20mA	13	13.5		13	13.5		V
		Isource = 200mA	12	13.5		12	13.5		V
t _r	Rise Time	$T_j = 25^{\circ}C$ $C_L = 1nF$ (2)		50	150		50	150	ns
t _f	Fall Time	$T_j = 25^{\circ}C$ $C_L = 1nF$ (2)		50	150		50	150	ns
		0							

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	ι	UC284X			UC384X			
Symbol	rarameter	rest Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
	UNDER-VOLTAGE LOCKOUT SECTION									
	Start Threshold	X842/4	15	16	17	14.5	16	17.5	V	
		X843/5	7.8	8.4	9.0	7.8	8.4	9	V	
	Min Operating Voltage	X842/4	9	10	11	8.5	10	11.5	V	
	After Turn-on	X843/5	7.0	7.6	8.2	7.0	7.6	8.2	V	
		PWM SECTION								
	Maximum Duty Cycle	X842/3	93	97	100	93	97	100	%	
		X844/5	46	48	50	47	48	50	%	
	Minimum Duty Cycle				0			0	%	
	TOTAL STANDBY CURRENT									
I _{st}	Start-up Current			0.5	1		0.5	1	mA	
li	Operating Supply Current	$V_{PIN2} = V_{PIN3} = 0V$		11	20		11	20	mA	
V _{iz}	Zener Voltage	I _i = 25mA		34			34		V	

Notes: 2. These parameters, although guaranteed, are not 100% tested in production.

$$A = \frac{\Delta V_{PIN1}}{\Delta V_{PIN3}} ; 0 \le V_{PIN3} \le 0.8 V$$

^{3.} Parameter measured at trip point of latch with $V_{PIN2} = 0$.

^{4.} Gain defined as:

^{5.} Adjust Vi above the start threshold before setting at 15 V.
6. Output frequency equals oscillator frequency for the UC3842 and UC3843.
Output frequency is one half oscillator frequency for the UC3844 and UC3845.

Figure 1 : Error Amp Configuration.






Figure 2: Under Voltage Lockout.



During Under-Voltage Lockout, the output driver is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor

to prevent activating the power switch with extraneous leakage currents.

Figure 3: Current Sense Circuit.



Peak current (is) is determined by the formula

$$I_{S \text{ max}} \approx \frac{1.0 \text{ V}}{R_{S}}$$

A small RC filter may be required to suppress switch transients.

Figure 4.




Figure 6: Timing Resistance vs. Frequency.




Figure 8 : Error Amplifier Open-loop Frequency Response.




Figure 5 : Deadtime vs. C_T ($R_T > 5K\Omega$).




Figure 7: Output Saturation Characteristics.






Figure 9: Open Loop Test Circuit.



High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and $5 \text{ K}\Omega$ potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.


Figure 10: Shutdown Techniques.



Shutdown of the UC2842 can be accomplished by two methods; either raise pin 3 above 1V or pull pin 1 below a voltage two diode drops above ground. Either method cause the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shut-

down condition at pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_i below the lower UVLO threshold. At this point the reference turns off, allowing the SCR to reset.

Figure 11: Off-line Flyback Regulator.



Power Supply Specifications

1. Input Voltage: 95 VAC to 130 VAC


(50 Hz/60 Hz)

2. Line Isolation: 3750 V3. Switching Frequency: 40 KHz4. Efficiency @ Full Load: 70 %

5. Output Voltage:

A. + 5 V, \pm 5 %: 1 A to 4 A load Ripple voltage: 50 mV P-P Max. B. + 12 V, \pm 3 %: 0.1 A to 0.3 A load Ripple voltage: 100 mV P-P Max. C. - 12 V, \pm 3 %: 0.1 A to 0.3 A load Ripple voltage: 100 mV P-P Max.

Figure 12: Slope Compensation.




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50 %.

Note that capacitor, C, forms a filter with R_2 to supress the leading edge switch spikes.


SO14 PACKAGE MECHANICAL DATA

DIM.		mm		inch		
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1			45 ((typ.)		
D	8.55		8.75	0.336		0.344
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		7.62			0.300	
F	3.8		4.0	0.15		0.157
L	0.4		1.27	0.016		0.050
М			0.68			0.027
S			8 (n	nax.)	-	



DIP14 PACKAGE MECHANICAL DATA

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А		3.32			0.131	
a1	0.51			0.020		
В	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
е		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			6.6			0.260
I			5.08			0.200
L	3.18		3.81	0.125		0.150



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

