SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

'90A,	'LS90	Decade Counters
′92A,	'LS92	Divide By-Twelve Counters
'93A.	1 \$93	4-Bit Binary Counters

TVOCO	TYPICAL
TYPES	POWER DISSIPATION
'90A	145 mW
'92A, '93A	130 mW
'LS90, 'LS92, 'LS93	45 mW

description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Q_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Q_A .


SN5490A, SN54LS90 J OR W PACKAGE SN7490A N PACKAGE SN74LS90 D OR N PACKAGE (TOP VIEW)
СКВ 🛛 1 🕖 14🛛 СКА
R0(1) 2 13 NC
R0(2) 3 12 QA
R9(1) ☐ 6 9 ☐ O B
R9(2) 7 8 QC
SN5492A, SN54LS92 J OR W PACKAGE
SN7492A N PACKAGE
SN74LS92 D OR N PACKAGE
(TOP VIEW)
СКВ 🛛 1 🕖 14🛛 СКА
RO(1) $G = 9 QC$
R0(2) 🗍 7 8 🗍 QD
SN5493A, SN54LS93 J OR W PACKAGE
SN7493 N PACKAGE
SN74LS93 D OR N PACKAGE
(TOP VIEW)
R0(1) 2 13 NC
$RO(2)$ \Box 3 $12\Box$ Q_A

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS SDLS940A – MARCH 1974 – REVISED MARCH 1988

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

'90A, 'LS90 BI-QUINARY (5-2)												
(See Note B)												
COUNT		OUTPUT										
	QA	QD	ac	QB								
0	L	L	L	L								
1	L	L	L	н								
2	L	L.	н	L								
3	L	E	н	н								
4	L	н	L	L								
5	н	L	L	L								
6	н	L	L	н								
7	н	L	н	L								
8	н	L	н	н								
9	н	н	L	L								

'90A, 'LS90 **RESET/COUNT FUNCTION TABLE**

1	RESET	INPUTS	\$	OUTPUT						
R ₀₍₁₎	R0(2)	R ₉₍₁₎	R9(2)	٥ _D	QA					
н	н	L	X	L	L	L	L			
н	н	×	L	L	L	L	L			
×	x	н	н	н	L	L	н			
×	L	×	L		со	UNT				
L	×	L	х		со	UNT				
L	×	х	L	COUNT						
x	L	L	x		со	UNT				

'93A, 'LS93 COUNT SEQUENCE

(See Note C)												
COUNT		ουτ	PUT									
	QD	$\mathbf{a}_{\mathbf{C}}$	٥ _B	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	L	н	н	L								
1	L	н	н	н								
8	н	L	L	L								
9	н	L	L	н								
10	н	L	н	L								
11	н	L	н	н								
12	н	н	L	L								
13	н	н	L	н								
14	н	н	н	L								
15	н	н	н	н								

'90A, 'LS90 BCD COUNT SEQUENCE (See Note A)

(See Note A)												
COUNT	OUTPUT											
COONT	٥D	QC	08	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	L	н	н	L								
7	L	н	н	н								
8	н	L	L	L								
9	н	L	L	н								

'92A, 'LS92 COUNT SEQUENCE (See Note C)

(366 140(8 C)												
COUNT		ουτ	PUT									
COONT	QD	QC	QB	QA								
0	L	L	L	L								
1	L	L	L	н								
2	L	L	н	L								
3	L	Ł	н	н								
4	L	н	L	L								
5	L	н	L	н								
6	н	Ł	L	L								
7	н	L	L	н								
8	н	L	н	L								
9	н	L	н	н								
10	н	н	L	L								
11	н	н	L	н								

'92A, 'LS92, '93A, 'LS93 **RESET/COUNT FUNCTION TABLE**


	INPUTS	OUTPUT							
R ₀₍₁₎	R ₀₍₂₎	QD	ac	QB	QA				
н	Н	L	L	L	L				
L	х	COUNT							
×	L		co	JNT					

- NOTES: A. Output \mathbf{Q}_{A} is connected to input CKB for BCD count. B. Output Q_D is connected to input CKA for bi-quinary
 - count.
 - C. Output O_A is connected to input CKB.
 - D. H = high level, L = low level, X = irrelevant




SDLS940A - MARCH 1974 - REVISED MARCH 1988

logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.


schematics of inputs and outputs





SDLS940A - MARCH 1974 - REVISED MARCH 1988







SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)							•	 •					7 V
Input voltage								 	•	•			5.5 V
Interemitter voltage (see Note 2)								 					5.5 V
Operating free-air temperature range	SN5490A	, SN5492A	, SN5493	Α.				 	•	-	–55	°C to	o 125°C
	SN7490A	, SN7492A	A, SN7493	Α.				 			. ()°C i	to 70°C
Storage temperature range						 •	•	 			-65	'C to	5 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '90A circuit, it also applies between the two R₉ inputs.

recommended operating conditions

		1	0A, SN SN5493		SN749	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHz
Count frequency, f _{count} (see Figure 1)	B input	0		16	0		16	6
	A input	15			15			
Pulse width, tw	B input				30			ns
	Reset inputs	15			15			
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						'90A			'92A			'93A		UNIT
	PARAMETE	R [¶]	TEST CONDITIO	DNST	MIN	TYP	MAX	MIN	ТҮР‡	MAX	MIN	ΤΥΡ ‡	MAX	UNIT
ViH	High-level inpu	t voltage			2			2			2			V
VIL	Low-level inpu		· · · · · · · · · · · · · · · · · · ·				0.8			0.8			0.8	V
VIK	Input clamp vo		$V_{CC} = MIN, I_{I} = -1$	2 mA			-1.5			-1.5			-1.5	V
	High-level output voltage		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = 2	2 V,	2.4	3.4		2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} =	2 V,		0.2	0.4		0.2	0.4		0.2	0.4	v
4	Input current maximum inp		V _{CC} = MAX, V ₁ = 5.	V _{CC} = MAX, V ₁ = 5.5 V			1			1			1	mA
		Any reset					40			40			40	
Чн	High-level	СКА	V _{CC} = MAX, V ₁ = 2.4	4 V			80			80			80	μA
	input current	СКВ					120			120			80	L
		Any reset			T		-1.6			-1.6			-1.6	1
μĽ	Low-level	СКА	V _{CC} = MAX, V _I = 0.	.4 V			-3.2			-3.2			-3.2	MA
	input current	СКВ	1 .				-4.8			-4.8			-3.2	
	Short-circuit output current §			SN54'	-20		-57	-20		-57	-20		-57	mA
los			VCC = MAX	SN74'	-18		-57	-18		-57	-18		57	
1cc			V _{CC} = MAX, See No	ote 3		29	42		26	39		26	39	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25$ °C.

SNot more than one output should be shorted at a time.

 ${}^{(1)}Q_A$ outputs are tested at I_{OL} = 16 mA plus the limit value for I_{1L} for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	FROM	то			'90A			'92A			'93A		
PARAMETER [†]	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	MIN	TYP	MAX	MIN	ΤΥΡ	MAX	
	СКА	۵ _A		32	42		32	42		32	42		MHz
f _{max}	СКВ	QB		16			16			16			
tPLH	СКА	0.			10	16		10	16		10	16	ns
tPHL		۵ _A			12	18		12	18		12	18	
tPLH		0			32	48		32	48		46	70	ns
tPHL	СКА	۵D			34	50		34	50		46	70	
tPLH		-	CL = 15 pF,		10	16		10	16		10	16	ns
tPHL	СКВ	QB	R _L = 400 Ω,		14	21		14	21		14	21	
tPLH			See Figure 1		21	32		10	16		21	32	ns
tPHL	СКВ	QC			23	35		14	21		23	35] ""
tPLH		_	1		21	32	1	21	32		34	51	ns
19HL	СКВ	ΩD			23	35	1	23	35		34	51	
tPHL	Set-to-0	Any	1		26	40		26	40		26	40	ns
tPLH		Q _A , Q _D	1		20	30	1						- ns
TPHL	Set-to-9	O _B , Q _C	1		26	40	Γ						

 $^{\dagger}f_{max}$ = maximum count frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output



SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .			 	7V
Input voltage: R inputs			 	7V
A and B inputs			 	5.5 V
Operating free-air temperature range:	SN54LS	' Circuits	 	–55°C to 125°C
	SN74LS	' Circuits	 	0°C to 70°C
Storage temperature range			 	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		s	SN54LSS SN54LSS SN54LSS	92	5	SN74LS SN74LS SN74LS	92	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mA
Count from the from Figure 1)	A input	0		32	0		32	MHz
Count frequency, f _{count} (see Figure 1)	B input	0		16	0		16	
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	30			30			1
Reset inactive-state setup time, t _{su}		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMET	TER	TE	ST CONDITION	s†		N54LS9		-	N74LS9		UNIT
						MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
VIH	High-level inpu	t voltage				2			2			V
VIL	Low-level input	voltage						0.7			0.8	v
VIK	Input clamp vo	ltage	V _{CC} = MIN,	l _l = -18 mA				-1.5			-1.5	V
VOH	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA	Ą	2.5	3.4		2.7	3.4		v
VOL	Low-level outp	ut voltage	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
			VIL = VIL max,		10L = 8 mA 1	L				0.35	0.5	
	Input current	Any reset	$V_{CC} = MAX,$	V1 = 7 V				0.1	L		0.1	
4	at maximum	СКА	V _{CC} = MAX,	Vi = 5.5 V				0.2			0.2	mA
	input voltage	СКВ	VCC - MAA,	v] - 5.5 v				0.4			0.4	
	High-level	Any reset						20			20	
Чн	input current	СКА	V _{CC} = MAX,	Vi = 2.7 V				40			40	μA
	input current	СКВ	1					80			80	
	Low-level	Any reset			· · · · · · · · · · · · · · · · · · ·			-0.4			-0.4	
4L		СКА	V _{CC} = MAX,	V _I = 0.4 V		_		-2.4			-2.4	mA
	input current	СКВ	1					-3.2			3.2	
los	Short-circuit ou	itput current§	V _{CC} = MAX			-20		100	-20		-100	mA
100	Supply surrent		Vee - MAX	See Note 2	'LS90		9	15		9	15	-
lcc	Supply current		V _{CC} = MAX,	See Note 3	'LS92		9	15		9	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \S Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

IQA outputs are tested at specified IOL plus the limit value of IL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS940A - MARCH 1974 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					~ +	s	N54LS	13	S	N74LS9)3	
	PARAMET	TER	TE	ST CONDITION	5'	MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT
ViH	High-level inpu	t voltage				2			2			V
VIL	Low-level input							0.7			0.8	V
VIK	Input clamp vo	Itage	V _{CC} = MIN,	l _l = -18 mA				-1.5			-1.5	V
Vон	High-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 µA	A	2.5	3.4		2.7	3.4		v
			V _{CC} = MIN,	VIH = 2 V,	10L = 4 mA 1		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	ut voltage	VIL = VIL max		IOL = 8 mA¶					0.35	0.5	
	Input current	Any reset	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
4	at maximum input voltage	CKA or CKB	V _{CC} = MAX,	V1 = 5.5 V				0.2			0.2	
	High-level	Any reset		N(= 2.7.V)				20			20	μΑ
чн	input current	CKA or CKB	V _{CC} = MAX,	V ₁ = 2.7 V				40			80	<u><u></u></u>
		Any reset						-0.4			-0.4	
IIL.	Low-level	СКА	V _{CC} = MAX,	VI = 0.4 V				-2.4			-2.4	mA
	input current	СКВ	1					-1.6			-1.6	
los	Short-circuit of	utput current §	V _{CC} = MAX			-20		-100	-20		-100	mA
ICC	Supply current		V _{CC} = MAX,	See Note 3			9	15		9	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 \P α_A outputs are tested at specified I $_{OL}$ plus the limit value for I $_{IL}$ for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both Ro inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	FROM	то			'LS90			'LS92			'LS93		UNIT
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	мах	MIN	ТҮР	MAX	MIN	TYP	MAX	
	СКА	QA		32	42		32	42		32	42		MHz
f _{max}	СКВ	QB		16			16			16			
1PLH	OK A	0.	1		10	16		10	16		10	16	ns
1PHL	СКА	QA			12	18		12	18		12	18	
^t PLH	СКА	0-	1		32	48		32	48		46	70	ns
^t PHL		۵D			34	50		34	50		46	70	
19LH	0110	0	С _L = 15 pF,		10	16		10	16		10	16	ns
^t PHL	СКВ	QB	RL = 2 kΩ		14	21		14	21		14	21	
1PLH	01/0	0	See Figure 1		21	32		10	16		21	32	ns
^t PHL	СКВ	ac			23	35		14	21		23	35	
tPLH		0	1		21	32		21	32		34	51	ns
TPHL	СКВ	QD			23	35		23	35		34	51	
tPHL	Set-to-0	Any	1		26	40		26	40		26	40	ns
^t ₽LH	6	QA, QD]		20	30							ns
^t PHL	Set-to-9	QB, QC			26	40							


#fmax = maximum count frequency

tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output




SDLS940A – MARCH 1974 – REVISED MARCH 1988





SDLS940A - MARCH 1974 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, $t_r \leq 5$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms; for 'LS90, 'LS92, 'LS93, $t_r \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. Each reset input is tested separately with the other reset at 4.5 V.
 - E. Reference waveforms are shown with dashed lines.
 - F. For '90A, '92A, and '93A; V_{ref} = 1.5 V. For 'LS90, 'LS92, and 'LS93; V_{ref} = 1.3 V.

FIGURE 1B





25-Sep-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
7603201CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603201CA SNJ54LS90J	Samples
7603201DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603201DA SNJ54LS90W	Samples
7700101CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700101CA SNJ54LS93J	Samples
7700101DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700101DA SNJ54LS93W	Samples
JM38510/31501BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31501BCA	Samples
JM38510/31501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31501BDA	Samples
JM38510/31502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31502BCA	Samples
JM38510/31502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31502BDA	Samples
M38510/31501BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31501BCA	Sample
M38510/31501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31501BDA	Sample
M38510/31502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31502BCA	Sample
M38510/31502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 31502BDA	Sample
SN5490AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SN5492AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SN54LS90J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS90J	Sample
SN54LS93J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS93J	Sample
SN7490AN	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70		
SN7492AN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN7493AN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN74LS90-W	ACTIVE	WAFERSALE	YS	0		TBD	Call TI	Call TI			Sample



PACKAGE OPTION ADDENDUM

25-Sep-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS90D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90	Samples
SN74LS90DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90	Samples
SN74LS90DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90	Samples
SN74LS90DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90	Samples
SN74LS90DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90	Samples
SN74LS90DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS90	Samples
SN74LS90N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS90N	Samples
SN74LS90NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS90N	Sample
SN74LS92D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS92	Samples
SN74LS92DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS92	Samples
SN74LS92DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS92	Sample
SN74LS92N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS92N	Sample
SN74LS92N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN74LS92NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS92N	Sample
SN74LS92NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS92	Sample
SN74LS92NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS92	Sample
SN74LS92NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS92	Sample
SN74LS93D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS93	Sample



PACKAGE OPTION ADDENDUM

25-Sep-2013

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN74LS93DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS93	Samples
SN74LS93DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS93	Samples
SN74LS93N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS93N	Samples
SN74LS93N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN74LS93NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS93N	Samples
SN74LS93NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS93	Sample
SN74LS93NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS93	Sample
SN74LS93NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS93	Sample
SNJ5490AJ	OBSOLETE	E CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5490AW	OBSOLETE	E CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5492AJ	OBSOLETE	E CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5492AW	OBSOLETE	E CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS90J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603201CA SNJ54LS90J	Sample
SNJ54LS90W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7603201DA SNJ54LS90W	Samples
SNJ54LS93J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700101CA SNJ54LS93J	Sample
SNJ54LS93W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700101DA SNJ54LS93W	Sample

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



25-Sep-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN5490A, SN5492A, SN54LS90, SN54LS93, SN7490A, SN7492A, SN74LS90, SN74LS93 :

• Catalog: SN7490A, SN7492A, SN74LS90, SN74LS93

• Military: SN5490A, SN5492A, SN54LS90, SN54LS93

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

All dimensions are nomina	al				-							-
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS90DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS92NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS93NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS90DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS92NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LS93NSR	SO	NS	14	2000	367.0	367.0	38.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated