

74LS568A, 569A 3-State Bidirectional Counters

'568A BCD Decade Up/Down Synchronous Counter (3-State)
'569A 4-Bit Binary Up/Down Synchronous Counter (3-State)
Product Specification

Logic Products

FEATURES

- Speed improved over LS568/LS569
- Synchronous counting and loading
- UP/DOWN counting
- BCD decade counter - '568A
- Modulo 16 binary counter - '569A
- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered clock
- Asynchronous Master Reset
- 3-State Counter outputs
- Gated Carry output

DESCRIPTION

The '568A and '569A are synchronous presettable UP/DOWN counters featuring an internal carry look-ahead for applications in high speed counting designs.

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coin-

TYPE	TYPICAL f_{Max}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS568A	35MHz	28mA
74LS569A	35MHz	28mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74LS568AN, N74LS569AN

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
$Q_0 - Q_3$	Outputs	30LSul
\overline{TC} , GC	Outputs	10LSul


NOTE:

A 74LS unit load (LSul) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


cident with each other when so instructed by the Count-Enable inputs and internal gating. This mode of operation eliminates the output spikes which are nor-

mally associated with asynchronous (ripple clock) counters. A buffered Clock input triggers the flip-flops on the LOW-to-HIGH transition of the Clock.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




3-State Bidirectional Counters

74LS568A, 569A


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



The counter is fully programmable; that is, the outputs may be preset to either level. Presetting is synchronous with the Clock, and takes place regardless of the levels of the Count Enable inputs. A LOW level on the Parallel Enable (\overline{PE}) input disables the counter and causes the data at the D_n inputs to be loaded into the counter on the next LOW-to-HIGH transition of the Clock. The Synchronous Reset (\overline{SR}), when LOW one set-up time before the LOW-to-HIGH transition of the Clock, overrides the \overline{CEP} , \overline{CET} and \overline{PE} inputs, and causes the flip-flops to go LOW coincident with the positive Clock transition.

The Master Reset (\overline{MR}) is an asynchronous overriding clear function which forces all stages to a LOW state while the \overline{MR} input is LOW without regard to the Clock.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs must be LOW to count. The \overline{CET} input is fed forward to enable the \overline{TC} output. The \overline{TC} output thus enabled will produce a LOW output pulse with a duration approximately equal to the HIGH level portion of the Q_0 output. This LOW level \overline{TC} pulse is used to enable successive cascaded stages. See Figure A in '168/'169 data sheet for the fast synchronous multistage counting connections.

The Gated Clock output (GC) is a Terminal Count output which provides a HIGH-LOW-

HIGH pulse for a duration equal to the LOW time of the Clock pulse when \overline{TC} is LOW. The GC output can be used as a Clock input for the next stage in a simple ripple expansion scheme.

The direction of counting is controlled by the UP/DOWN (U/D) input; a HIGH will cause the count to increase, a LOW will cause the count to decrease.

The active LOW Output Enable (\overline{OE}) input controls the 3-State buffer outputs independent of the counter operation. When \overline{OE} is LOW, the count appears at the buffer outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

3-State Bidirectional Counters

74LS568A, 569A

MODE SELECT — FUNCTION TABLE

COUNTER OPERATING MODES	INPUTS								COUNTER STATES			
	\overline{MR}	CP	SR	U/ \overline{D}	PE	\overline{CEP}	\overline{CET}	D_n	Q ₀	Q ₁	Q ₂	Q ₃
Asynchronous reset	L	X	X	X	X	X	X	X	L	L	L	L
Synchronous reset	H	↑	l	X	X	X	X	X	L	L	L	L
Parallel load	H	↑	h	X	l	X	X	l	L	L	L	L
	H	↑	h	X	l	X	X	h	H	H	H	H
Count up	H	↑	h	h	h	l	l	X	count up			
Count down	H	↑	h	l	h	l	l	X	count down			
Hold (do nothing)	H	↑	h	X	h	h	X	X	no change			
	H	↑	h	X	h	X	h	X	no change			

3-STATE BUFFER OPERATING MODES	INPUTS		OUTPUTS
	\overline{OE}	Q _n -Counter	Q ₀ , Q ₁ , Q ₂ , Q ₃
Read counter	L	L	L
	L	H	H
Disable outputs	H	L	(Z)
	H	H	(Z)

TERMINAL COUNT FUNCTION TABLE, '568A

INPUTS				COUNTER STATES				OUTPUTS	
CP	U/ \overline{D}	\overline{CEP}	\overline{CET}	Q ₀	Q ₁	Q ₂	Q ₃	\overline{TC}	GC
H	L	L	L	L	L	L	L	L	H
L	L	L	L	L	L	L	L	L	L
X	L	H	L	L	L	L	L	L	H
X	L	X	H	L	L	L	L	H	H
H	H	L	L	H	X	X	H	L	H
L	H	L	L	H	X	X	H	L	L
X	H	H	L	H	X	X	H	L	H
X	H	X	H	H	X	X	H	H	H

TERMINAL COUNT FUNCTION TABLE, '569A

INPUTS				COUNTER STATES				OUTPUTS	
CP	U/ \overline{D}	\overline{CEP}	\overline{CET}	Q ₀	Q ₁	Q ₂	Q ₃	\overline{TC}	GC
H	L	L	L	L	L	L	L	L	H
L	L	L	L	L	L	L	L	L	L
X	L	H	L	L	L	L	L	L	H
X	L	X	H	L	L	L	L	H	H
H	H	L	L	H	H	H	H	L	H
L	H	L	L	H	H	H	H	L	L
X	H	H	L	H	H	H	H	L	H
X	H	X	H	H	H	H	H	H	H

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

X = Don't care


(Z) = HIGH impedance "off" state

↑ = LOW-to-HIGH clock transition

3-State Bidirectional Counters

74LS568A, 569A


LOGIC DIAGRAM, '568A



3-State Bidirectional Counters

74LS568A, 569A

LOGIC DIAGRAM, '569A



5

3-State Bidirectional Counters

74LS568A, 569A

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74LS			UNIT	
		Min	Nom	Max		
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
I _{IK}	Input clamp current			-18	mA	
I _{OH}	HIGH-level output current			Q ₀ - Q ₃	-2.6	mA
				\overline{TC} , GC	-400	μA
I _{OL}	LOW-level output current			Q ₀ - Q ₃	24	mA
				\overline{TC} , GC	8	mA
T _A	Operating free-air temperature	0		70	°C	

3-State Bidirectional Counters

74LS568A, 569A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹		74LS568, 569			UNIT
			Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	Q ₀ - Q ₃	I _{OH} = MAX	2.4		V
		\overline{TC} , GC	I _{OH} = MAX	2.4		V
LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	Q ₀ - Q ₃	I _{OL} = MAX		0.5	V
			I _{OL} = 12mA (74LS)		0.5	V
		\overline{TC} , GC	I _{OL} = MAX		0.5	V
			I _{OL} = 4mA (74LS)		0.4	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	V
I _{OZH} Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _O = 2.7V				20	μA
I _{OZL} Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _O = 0.4V				-20	μA
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				0.1	mA
I _{IH} HIGH-level input current	V _{CC} = MAX, V _I = 2.7V				20	μA
I _{IL} LOW-level input current	V _{CC} = MAX, V _I = 0.4V				-0.4	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX	Q ₀ - Q ₃		-30	-100	mA
		\overline{TC} , GC		-15	-100	mA
I _{CC} Supply current (total)	V _{CC} = MAX			28	43	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

3-State Bidirectional Counters

74LS568A, 569A

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74LS		UNIT
		$C_L = 45\text{pF}$, $R_L = 667\Omega$		
		Min	Max	
t_{MAX} Maximum clock frequency	Waveform 1	35		MHz
t_{PLH} t_{PHL} Propagation delay Clock to output	Waveform 1		15 20	ns
t_{PLH} t_{PHL} Propagation delay Clock to $\overline{\text{TC}}$	Waveform 2		20 25	ns
t_{PLH} t_{PHL} Propagation delay $\overline{\text{CET}}$ to $\overline{\text{TC}}$	Waveform 3		14 15	ns
t_{PLH} t_{PHL} Propagation delay U/ $\overline{\text{D}}$ control to $\overline{\text{TC}}$	Waveform 4		20 25	ns
t_{PLH} t_{PHL} Propagation delay Clock to GC	Waveform 2		15 17	ns
t_{PLH} t_{PHL} $\overline{\text{CET}}$ or $\overline{\text{CEP}}$ to GC	Waveform 2		16 26	ns
t_{PHL} Propagation delay $\overline{\text{MR}}$ to output	Waveform 5		20	ns
t_{PZH} Output enable to HIGH level	Waveform 6		15	ns
t_{PZL} Output enable to LOW level	Waveform 7		15	ns
t_{PHZ} Output disable from HIGH level	Waveform 6, $C_L = 5\text{pF}$		20	ns
t_{PLZ} Output disable from LOW level	Waveform 7, $C_L = 5\text{pF}$		22	ns

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC\text{ MAX}} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74LS		UNIT
		Min	Max	
t_w Clock pulse width	Waveform 1	20		ns
t_s Set-up time data to clock	Waveform 8	20		ns
t_h Hold time data to clock	Waveform 8	0		ns
t_s Set-up time $\overline{\text{PE}}$ to clock	Waveform 8	25		ns
t_h Hold time $\overline{\text{PE}}$ to clock	Waveform 8	0		ns
t_s Set-up time $\overline{\text{CEP}}$ & $\overline{\text{CET}}$ to clock	Waveform 9	20		ns
t_h Hold time $\overline{\text{CEP}}$ & $\overline{\text{CET}}$ to clock	Waveform 9	0		ns
t_s Set-up time U/ $\overline{\text{D}}$ to clock	Waveform 10	30		ns
t_h Hold time U/ $\overline{\text{D}}$ to clock	Waveform 10	0		ns
t_s Set-up time $\overline{\text{SR}}$ to clock	Waveform 11	30		ns
t_h Hold time $\overline{\text{SR}}$ to clock	Waveform 11	0		ns
t_{rec} Recovery time $\overline{\text{MR}}$ to clock	Waveform 5	20		ns

3-State Bidirectional Counters

74LS568A, 569A

AC WAVEFORMS




5

3-State Bidirectional Counters

74LS568A, 569A



AC WAVEFORMS (Continued)



3-State Bidirectional Counters

74LS568A, 569A

TEST CIRCUITS AND WAVEFORMS



$V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
I_{pZH}	Open	Closed
I_{pZL}	Closed	Open
I_{pHZ}	Closed	Closed
I_{pLZ}	Closed	Closed

DEFINITIONS

R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns