May 1997

🚫 National Semiconductor

## 74LCX373 Low-Voltage Octal Transparent Latch with 5V Tolerant Inputs and Outputs

#### **General Description**


The LCX373 consists of eight latches with TRI-STATE® outputs for bus organized system applications. The device is designed for low voltage (3.3V)  $V_{\rm CC}$  applications with capability of interfacing to a 5V signal environment.


The LCX373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- 8.0 ns t<sub>PD</sub> max, 10 µA I<sub>CCQ</sub> max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V-3.6V V<sub>CC</sub> supply operation
- ±24 mA output drive
- Implements patented Quiet Series<sup>™</sup> noise/EMI reduction circuitry
- Functionally compatible with the 74 series 373
- Latch-up performance exceeds 500 mA
- ESD performance:
- Human Body Model > 2000V
- Machine Model > 200V

### Logic Symbols





	SOIC JEDEC	SOIC EIAJ	SSOP Type II	TSSOP JEDEC
Order Number	74LCX373WM	74LCX373SJ	74LCX373MSA	74LCX373MTC
	74LCX373WMX	74LCX373SJX	74LCX373MSAX	74LCX373MTCX
See NS Package Number	M20B	M20D	MSA20	MTC20


TRI-STATE<sup>®</sup> is a registered trademark of National Semiconductor Corporation. Quiet Series<sup>™</sup> is a trademark of National Semiconductor Corporation.

www.national.com

74LCX373 Low-Voltage Octal Transparent Latch with 5V Tolerant Inputs and Outputs

© 1997 National Semiconductor Corporation DS011995

#### **Connection Diagram**



Pin	Description		
Names			
D <sub>0</sub> -D <sub>7</sub>	Data Inputs		
LE	Latch Enable Input		
OE	Output Enable Input		
0 <sub>0</sub> -0 <sub>7</sub>	TRI-STATE Latch		
	Outputs		

#### **Functional Description**

The LCX373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Truth Table**


	Inputs		
LE	ŌE	D <sub>n</sub>	On
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	Oo

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance

X = Immaterial

O<sub>0</sub> = Previous O<sub>0</sub> before HIGH to LOW transition of Latch Enable



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V <sub>cc</sub>	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in TRI-STATE	V
		-0.5 to V <sub>CC</sub> + 0.5	Output in High or Low State (Note 2)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
Ι <sub>οκ</sub>	DC Output Diode Current	-50	V <sub>o</sub> < GND	mA
		+50	$V_{\rm o} > V_{\rm cc}$	
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>cc</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

## **Recommended Operating Conditions**

Symbol	Parame	Min	Max	Units	
V <sub>cc</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>cc</sub>	V
		TRI-STATE	0	5.5	
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	V <sub>CC</sub> = 3.0V-3.6V		±24	mA
		$V_{CC} = 2.7 V$		±12	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V-2.0V,	$V_{CC} = 3.0V$	0	10	ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $I_O$  Absolute Maximum Rating must be observed.


Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_{A} = -40^{\circ}$	C to +85°C	Units
			(V)	Min	Max	
V <sub>IH</sub>	HIGH Level Input Voltage		2.7–3.6	2.0		V
VIL	LOW Level Input Voltage		2.7–3.6		0.8	V
V <sub>он</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7–3.6	V <sub>CC</sub> – 0.2		V
		I <sub>OH</sub> = -12 mA	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		V
		I <sub>OH</sub> = -24 mA	3.0	2.2		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7–3.6		0.2	V
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	V
		I <sub>OL</sub> = 24 mA	3.0		0.55	V
I <sub>I</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.7-3.6		±5.0	μA
I <sub>oz</sub>	TRI-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.7–3.6		±5.0	μA
		$V_{I} = V_{IH} \text{ or } V_{IL}$				
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{I} \text{ or } V_{O} = 5.5 V$	0		10	μA
I <sub>cc</sub>	Quiescent Supply Current	$V_1 = V_{CC}$ or GND	2.7-3.6		10	μA
		$3.6V \le V_I, V_O \le 5.5V$	2.7-3.6		±10	μA
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μA


# AC Electrical Characteristics


Symbol	Parameter	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
		$V_{\rm CC} = 3.3V \pm 0.3V$		V <sub>CC</sub> = 2.7V		1
		Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	8.0	1.5	9.0	ns
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	1.5	8.0	1.5	9.0	
t <sub>PHL</sub>	Propagation Delay	1.5	8.5	1.5	9.5	ns
t <sub>PLH</sub>	LE to O <sub>n</sub>	1.5	8.5	1.5	9.5	
t <sub>PZL</sub>	Output Enable Time	1.5	8.5	1.5	9.5	ns
t <sub>PZH</sub>		1.5	8.5	1.5	9.5	
t <sub>PLZ</sub>	Output Disable Time	1.5	7.5	1.5	8.5	ns
t <sub>PHZ</sub>		1.5	7.5	1.5	8.5	
t <sub>s</sub>	Setup Time, D <sub>n</sub> to LE	2.5		2.5		ns
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.5		1.5		ns
t <sub>w</sub>	LE Pulse Width	3.3		3.3		ns
t <sub>OSHL</sub>	Output to Output Skew		1.0			ns
t <sub>OSLH</sub>	(Note 3)		1.0			


Note 3: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>).


ymbol	Parameter	Conditions	V <sub>cc</sub> (V)	T <sub>A</sub> = 25°C Typical	Unit
OLP	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	3.3	0.8	V
	Quiet Output Dynamic Valley V <sub>OI</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
Capa	citance				
Symbol	Parameter	Conditions		Typical	Units
2 <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_{I}$ = 0V or $V_{CC}$		7	pF
ООТ	Output Capacitance	$V_{CC}$ = 3.3V, $V_{I}$ = 0V or $V_{CC}$		8	pF
PD	Power Dissipation Capacitance	$V_{\rm CC}$ = 3.3V, $V_{\rm I}$ = 0V or $V_{\rm CC}$ , F = 10	MHz	25	pF
	Temperature Range Family 74LCX = Commercial Device Type Package Code WM = (0.300" Wide) Molded Sma SJ = Small Outline Package, EIA MTC = Thin Shrink Small Outline 4.4 mm Body Width	۲J	"X" =	Variations = Tape and Reel = Rail/Tube	
	MSA = Molded Shrink Small Outlin			DS011995-5	











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications