
SCLS179D - MARCH 1984 - REVISED MARCH 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 12 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible



CLKAB	I U	24	Vcc
SAB	2	24	CLKBA
OEAB	3	22	I SBA
A1 [	4	21	OEBA
A2 [	5	20	B1
A3 [	6	19	] B2
A4 [	7	18	] B3
A5 [	8	17	] B4
A6 [	9	16	] B5
A7 [	10	15	B6
A8 [	11	14	B7
GND [	12	13	B8

- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads



NC - No internal connection

### description/ordering information

The 'HCT652 devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select real-time or stored data transfer. A low input level selects real-time data; a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with these devices.

ТА	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – NT	Tube	SN74HCT652NT	SN74HCT652NT
–40°C to 85°C	SOIC - DW	Tube	SN74HCT652DW	HCT652
	50IC - DW	Tape and reel	SN74HCT652DWR	HC1052
	CDIP – JT	Tube	SNJ54HCT652JT	SNJ54HCT652JT
–55°C to 125°C	CFP – W	Tube	SNJ54HCT652W	SNJ54HCT652W
	LCCC – FK	Tube	SNJ54HCT652FK	SNJ54HCT652FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### SN54HCT652, SN74HCT652 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCLS179D - MARCH 1984 - REVISED MARCH 2003

### description/ordering information (continued)

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals, regardless of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down, OEBA should be tied to V<sub>CC</sub> through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

		INPU <sup>.</sup>	TS			DATA	a 1/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	н	$\uparrow$	$\uparrow$	Х	х	Input	Input	Store A and B data
Х	Н	1	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
н	н	$\uparrow$	$\uparrow$	х‡	х	Input	Output	Store A in both registers
L	Х	H or L	Ŷ	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	Х	x‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

**FUNCTION TABLE** 

<sup>†</sup> The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.


<sup>‡</sup> Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered to load both registers.





SCLS179D - MARCH 1984 - REVISED MARCH 2003




Pin numbers shown are for the DW, JT, NT, and W packages.





SCLS179D - MARCH 1984 - REVISED MARCH 2003

### logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (VI < 0 or VI > V <sub>CC</sub> ) (see Note 1)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-3.



SCLS179D - MARCH 1984 - REVISED MARCH 2003

### recommended operating conditions (see Note 4)

			SN54HCT652			SN	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	\$ 5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2		4	2			V
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		PE	0.8			0.8	V
VI	Input voltage		0	7	VCC	0		VCC	V
Vo	Output voltage		0	50	VCC	0		VCC	V
tt	Input transition (rise and fall) time		0	2	500			500	ns
Т <sub>А</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST CONDITIONS		N	Т	A = 25°C	;	SN54H	CT652	SN74H	CT652	UNIT	
F/	ARAMETER	TEST CO	NDITION5	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
∨он		VI = VIH or VIL	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V	
VОН		VI = VIH OL VIL	I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		v	
Vai		VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	0.1 0.33	
VOL		VI = VIH OL VIL	I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33		
Ц	Control inputs	$V_I = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100		±1000		±1000	nA	
I <sub>OZ</sub>	A or B	$V_{O} = V_{CC} \text{ or } 0,$ Data = $V_{CC} \text{ or } 0$		5.5 V		±0.01	±0.5	UCX	±10		±5	μΑ	
ICC	-	$V_{I} = V_{CC} \text{ or } 0,$	I <mark>O</mark> = 0	5.5 V			8	20	160		80	μΑ	
∆lcc <sup>†</sup>	t	One input at 0.5 Other inputs at 0		5.5 V		1.4	2.4	P	3		2.9	mA	
Ci	Control inputs			4.5 V to 5.5 V		3	10		10		10	pF	

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vee	T <sub>A</sub> = 25°C		SN54H	CT652	SN74HCT652		UNIT
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f	Clock frequency	4.5 V		25		17		20	MHz
fclock		5.5 V		28		19		22	IVITIZ
	Pulse duration, CLKBA or CLKAB high or low	4.5 V	20		30	EL	25		ns
t <sub>w</sub>		5.5 V	18		27	L'A	23		
		4.5 V	15		23		19		
t <sub>su</sub>	Setup time, A before CLKAB↑ or B before CLKBA↑	5.5 V	14		21		17		ns
+.		4.5 V	5		\$ 5		5		
th	Hold time, A after CLKAB $\uparrow$ or B after CLKBA $\uparrow$		5		5		5		ns



SCLS179D - MARCH 1984 - REVISED MARCH 2003

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	Vaa	Т	<b>₄ = 25°C</b>	;	SN54H	CT652	SN74H	CT652	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			4.5 V	25	35		17		20		MHz
f <sub>max</sub>			5.5 V	28	40		19		22		
	CLKBA or CLKAB	A or B	4.5 V		18	36		54		45	
	CLKBA OF CLKAB	AUB	5.5 V		16	32		49		41	
4	A or B	B or A	4.5 V		14	27		41		34	ns
<sup>t</sup> pd			5.5 V		12	24		37		31	
	SBA or SAB <sup>†</sup>	A or B	4.5 V		20	38	á	57		48	
			5.5 V		17	34	$\gamma_{U}$	51		43	
	0500	A or B	4.5 V		25	49	20	74		61	
t <sub>en</sub>	OEBA or OEAB	AUB	5.5 V		22	44	Q	67		55	ns
<b>A</b> 11		A or D	4.5 V		25	49		74		61	
<sup>t</sup> dis	OEBA or OEAB	A or B	5.5 V		22	44		67		55	ns
4		A. 2014	4.5 V		9	12		18		15	
tt		Any	5.5 V		7	11		16		14	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

# switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	Vaa	Т	ן = 25°C	;	SN54H	CT652	SN74HCT652		UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	CLKBA or CLKAB	A or P	4.5 V		24	53		80		66	
<b>.</b> .	CLKBA UI CLKAB	A or B	5.5 V		22	47		72		60	
	A or B	B or A	4.5 V		22	44		70		55	ns
<sup>t</sup> pd			5.5 V		20	39		60		50	
	SBA or SAB†	A or B	4.5 V		26	55		83		69	
			5.5 V		24	49	Sn	74		62	
		A or B	4.5 V		33	66	202	100		82	ns
ten	OEBA or OEAB	A OF B	5.5 V		30	59	4	90		74	115
<b>4</b> .		Anv	4.5 V		17	42		63		53	
tt		Any	5.5 V		14	38		57		48	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

## operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	50	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS179D - MARCH 1984 - REVISED MARCH 2003

### PARAMETER MEASUREMENT INFORMATION



- F. tpl  $_{7}$  and tpH $_{7}$  are the same as t<sub>dis</sub>.
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




## **MECHANICAL DATA**

MPDI004 – OCTOBER 1994

### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.




## **MECHANICAL DATA**

MSOI003E - JANUARY 1995 - REVISED SEPTEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G\*\*) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated