SN54HCT651, SN54HCT652, SN74HCT651, SN74HCT652 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS D2804, MARCH 1984-REVISED SEPTEMBER 1987

Inputs are TTL-Voltage Compatible

- **Bus Transceivers and Registers**
- Independent Registers and Enables for A and B Buses
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- **Multiplexed Real-Time and Stored Data**
- **Choice of True and Inverting Data Paths**
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The examples on the following page demonstrate the four fundamental busmanagement functions that can be performed with the 'HCT651 and 'HCT652.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high

transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54HCT651 and SN54HCT652 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT651 and SN74HCT652 are characterized for operation from -40°C to 85°C.

PRODUCTION DATA documents contain information Frobot for a fublication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54HCT651, SN54HC SN74HCT651, SN74HCT65 (TOP)	2 DW OR NT PACKAGE
CAB [] SAB [] GAB [] A1 [] 4 A2 [] 5 A3 [] 6 A4 [] 7 A5 [] 8 A6 [] 9 A7 [] 10 A8 [] 11 GND [] 12	24 VCC 23 CBA 22 SBA 21 GBA 20 B1 19 B2 18 B3 17 B4 16 B5 15 B6 14 B7 13 B8

SN54HCT651, SN54HCT652 ... FK PACKAGE (T

		GAB	SAB	CAB	NC	20 20	CBA	SBA		
		4	3	2	1	28	27	26		
A1] 5								25 [ĞВА
A2]6								24 [B1
Α3	p٦.								23 [B2
NC] 8								22 [NC
Α4	Þ٩								21 [вз
A5] 10)							20	B4
A6	וים								19[85
		$\frac{12}{12}$	13	14	15	16	17	18		
1		A7	A8	GND	S	88	87	B6		

NC-No internal connection

SN54HCT651, SN54HCT652, SN74HCT651, SN74HCT652 Octal Bus transceivers and registers with 3-state outputs







SN54HCT651, SN54HCT652, SN74HCT651, SN74HCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

						F	UNCTION TAB	LE	
		IN	PUTS			DAT	A 1/0 [†]	OPERATION OF	FUNCTION
GAB	ĞΒΑ	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	HCT651	НСТ652
L	н	H or L	H or L	х	х	Innut	Inout	Isolation	Isolation
L	н	t	t	х	х	Input	Input	Store A and B Data	Store A and B Data
Х	н	t	HorL	х	х	Input	Not specified	Store A, Hold B	Store A, Hold B
н	н	t	t	х	х	Input	Output	Store A in both registers	Store A in both registers
L	х	HorL	t	х	x	Not specified	Input	Hold A, Store B	Hold A, Store B
ι.	L	t	t	x	х	Output	Input	Store B in both registers	Store B in both registers
L	L	X	х	х	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	×	H or L	х	н	Output	input	Stored B Data to A Bus	Stored B Data to A Bus
н	н	X	х	L	x	1	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
н	н	H or L	х	н	x	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus
н	1		HorL	н	н	Output	Output	Stored A Data to B Bus and	Stored A Data to B Bus and
	L	HOL				Output	Output	Stored B Data to A Bus	Stored B Data to A Bus

[†]The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

logic symbols[‡]





[‡] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.




HCMOS Devices

2

2-583

SN54HCT651, SN54HCT652, SN74HCT651, SN74HCT652 Octal BUS transceivers and registers With 3-state outputs

logic diagrams (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC}
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) ±20 mA
Output clamp current, I_{OK} (VO < 0 or VO > VCC) ±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC}) $\dots $ ±35 mA
Continuous current through VCC or GND pins ±70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package
Storage temperature range65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			1	SN54HCT651 SN74HCT651 SN54HCT652 SN74HCT652			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	v
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	0		0.8	0		0.8	V
Vi	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	v
t _t	Input transition (rise and fall) times		0		500	0		500	ns
TA	Operating free-air temperature		- 55		125	- 40		85	°C



2

SN54HCT651, SN54HCT652, SN74HCT651, SN74HCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	Vcc	т	A = 25	°C		ICT651 ICT652	SN74HCT651 SN74HCT652		UNIT	
				MIN	ТҮР	MAX	MiN	MAX	MIN	MAX		
		$V_{I} = V_{IH} \text{ or } V_{IL}, \text{ IOH} = -20 \ \mu\text{A}$	4.5 V	4.4	4.499		4.4		4.4		v	
VOF	4	$V_I = V_{IH} \text{ or } V_{IL}$, $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		`	
		$V_I = V_{IH} \text{ or } V_{IL}, I_{OL} = 20 \mu\text{A}$	4.5 V		0.001	0.1		0.1		0.1	v	
Voi	-	$V_1 = V_{IH} \text{ or } V_{IL}, I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	•	
li I	Control Inputs		5.5 V		±0.1	±100		±1000		± 1000	nA	
. i	A or B	$V_0 = V_{CC} \text{ or } 0, V_1 = V_{IH} \text{ or } V_{IL}$ Data = $V_{CC} \text{ or } 0$	5.5 V		±0.01	±0.5		± 10		±5	μA	
lcc		$V_1 = V_{CC} \text{ or } 0, I_0 = 0$	5.5 V			8		160		80	μA	
ΔIC		One input at 0.5 V or 2.4 V Other inputs at 0 V or V _{CC}	5.5 V		1.4	2.4		3		2.9	mA	
ci	Control inputs		4.5 to 5.5 V		3	10		10		10	pF	

[†]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	1	Vcc	т _А -	25°C			SN74HCT651 SN74HCT652		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
		4.5 V	0	25	0	17	0	20	MHz	
fclock	Clock frequency	5.5 V	0	28	0	19	0	22	MITZ	
		4.5 V	20		30		25			
tw	Pulse duration, CBA or CAB high or low	5.5 V	18		27		23		ns	
		4.5 V	15		23		19		ns	
tsu	Setup time, A before CAB1 or B before CBA1	5.5 V	14		21		17			
th H		4.5 V	5		5		5			
	Hold time, A after CAB1 or B after CBA1	5.5 V	5		5		5		ns	





SN54HCT651, SN54HCT652, SN74HCT651, SN74HCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	Тд	T _A = 25°C			SN54HCT651 SN54HCT652			
	(INPOT)	(001901)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			4.5 V	25	35		17		20		
'max			5.5 V	28	40		19		22		MHz
÷ .	CBA or CAB	A or B	4.5 V		18	36		54		45	
^t pd	CBA OF CAB	AULP	5.5 V		16	32	ł	49		41 ⁿ	ns
•	A or B	B or A	4.5 V		14	27		41		34 31	
^t pd	AUIB	BORA	5.5 V	[12	24		37			ns
• .	SBA or SAB [†]	A or B	4.5 V	1	20	38		57		48	
^t pd	SBA OF SAB	AOIB	5.5 V		17	34		51		43	ns
•	GBA or GAB	A or B	4.5 V		25	49		74		61	
^t en	GBA OF GAB	AOIB	5.5 V		22	44	i	67		55	n\$
•	GBA or GAB	A or B	4.5 V		25	49		74		61	
^t dis	GBA OF GAB	AOFB	5.5 V	1	22	44		67		55	ns
•.		0	4.5 V		9	12		18		15	
tt		Any	5.5 V	<u> </u>	7	11		16		14	ns
Cpd	Power	dissipation capa	citance		No load	, T _A =	25°C		5	D pF typ	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	Τ¢	x = 25	°C		ICT651 ICT652	SN74H SN74H	ICT651 ICT652	UNIT	
	(INFOT)			MIN	ТҮР	MAX	MIN	MAX	MIN	MAX		
t	CBA or CAB	A or B	4.5 V		24	53		80		66		
^t pd	CDA OF CAB	AOLP	5.5 V		22	47		72		60 ^{ns}		
• .	A or B	B or A	4.5 V		22	44		70		55		
^t pd	AUIB	BOLK	5.5 V		20	39		60		50	ns	
• .	SBA or SAB [†]	A or B	4.5 V		26	55		83		69		
tpd	JBA OF JAB	AUB	5.5 V		24	49		74		62	ns	
•	GBA or GAB	A or P	4.5 V		33	66		100		82		
ten	GBA OF GAB	A or B	5.5 V		30	59		90		74	ns	
+.		A	4.5 V		17	42	1	63		53		
tt	Any 5.5 V		5.5 V		14	38		57		48	ns	

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

