SCLS178C - MARCH 1984 - REVISED MARCH 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 12 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible



		_	_	
CLKAB	1	U	24	V <sub>CC</sub>
SAB [	2		23	CLKBA
DIR [	3		22	SBA
A1 [	4		21	OE
A2 [	5		20	B1
A3 [	6		19	B2
A4 [	7		18	B3
A5 [	8		17	B4
A6 [	9		16	B5
A7 [	10		15	B6
A8 [	11		14	B7
GND [	12		13	B8

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads



NC - No internal connection

### description/ordering information

The 'HCT646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HCT646 devices.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either or both registers.

TA	PACKA	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – NT	Tube	SN74HCT646NT	SN74HCT646NT	
–40°C to 85°C		Tube	SN74HCT646DW	HCT646	
	3010 - 010	Tape and reel	SN74HCT646DWR		
	CDIP – JT	Tube	SNJ54HCT646JT	SNJ54HCT646JT	
–55°C to 125°C	CFP – W	Tube	SNJ54HCT646W	SNJ54HCT646W	
	LCCC – FK	GET PART NUMBER   Tube SN74HCT646NT S   Tube SN74HCT646DW H   Tape and reel SN74HCT646DWR H   Tube SNJ54HCT646JT S   Tube SNJ54HCT646JT S   Tube SNJ54HCT646FK S	SNJ54HCT646FK		

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

### SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCLS178C - MARCH 1984 - REVISED MARCH 2003

description/ordering information (continued)

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is active (low). In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

		INP	UTS			DAT	A I/O	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1–B8	OPERATION OR FUNCTION
Х	Х	$\uparrow$	Х	Х	Х	Input Unspecified <sup>†</sup>		Store A, B unspecified <sup>†</sup>
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

FUNCTION TABLE

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{OE}$  and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





SCLS178C - MARCH 1984 - REVISED MARCH 2003



Pin numbers shown are for the DW, JT, NT, and W packages.





SCLS178C - MARCH 1984 - REVISED MARCH 2003

### logic diagram (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DW, JT, NT, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\dots$ -0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-3.



SCLS178C - MARCH 1984 - REVISED MARCH 2003

### recommended operating conditions (see Note 4)

			SN	54HCT6	46	SN74HCT646			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2		15	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$		PE	0.8			0.8	V
VI	Input voltage		0	7	VCC	0		VCC	V
Vo	Output voltage		0	50	VCC	0		VCC	V
tt	Input transition (rise and fall) time			2	500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		Vee	Т	A = 25°C	;	SN54H	CT646	SN74HCT646			
	RAMETER	1231 CO	NDITION3	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Vou		$\lambda = \lambda = 0$	I <sub>OH</sub> = -20 μA	451	4.4	4.499		4.4		4.4		V	
⊻ОН		VI = VIH OL VIL	I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		v	
Vei		$\lambda = \lambda = 0$	I <sub>OL</sub> = 20 μA	45.1		0.001	0.1		0.1		0.1	V	
VOL		VI = VIH OL VIL	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	Ĭ	
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100		±1000		±1000	nA	
loz	A or B	VO = ACC  or  0		5.5 V		±0.01	±0.5	4	±10		±5	μA	
ICC		$V_{I} = V_{CC} \text{ or } 0,$	l <sub>O</sub> = 0	5.5 V			8	200	160		80	μΑ	
∆lcc†	-	One input at 0.5 Other inputs at 0	V or 2.4 V, ) or V <sub>CC</sub>	5.5 V		1.4	2.4	Odd	3		2.9	mA	
Ci	Control inputs			4.5 V to 5.5 V		3	10		10		10	pF	

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		$T_A = 25^\circ$		25°C	5°C SN54HC		SN74HCT646		
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	4.5 V		31		22		27	
		5.5 V		36		24		29	
t <sub>w</sub> Pulse du	Pulse duration CLKPA or CLKAP high or low	4.5 V	16		23	EL	19		ns
	Pulse duration, CERBA of CERAB high of low	5.5 V	14		21	L'A	17		
+	Setup time, A before CLKAB <sup>↑</sup> or B before CLKBA <sup>↑</sup>	4.5 V	20		30	6	25		ns
<sup>i</sup> su		5.5 V	18		27		23		
th		4.5 V	5		5		5		
	Hold time, A after CLKAB1 of B after CLKBA1		5		5		5		ns



SCLS178C - MARCH 1984 - REVISED MARCH 2003

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

	FROM	то		Т	4 = 25°C	;	SN54H	CT646	SN74HCT646			
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f			4.5 V	31	54		22		27			
'max			5.5 V	36	64		24		29		IVITZ	
<sup>t</sup> pd		A or B	4.5 V		18	36		54		45		
	CLKBA UI CLKAB		5.5 V		16	32		49		41		
	A or P	P.or A	4.5 V		14	27		41		34	-	
	AUB	B OF A	5.5 V		12	24		37		31	ns	
	SBA or SAB <sup>†</sup>	A or B	4.5 V		20	38		57		48		
			5.5 V		17	34		51		43		
+		A or P	4.5 V		25	49		<b>2</b> 74		61	61	
Len	OE	AOLP	5.5 V		22	44	(C)	67		55	115	
<b>*</b>		A or P	4.5 V		25	49	iq	74		61		
<sup>i</sup> dis	ÛE	AUB	5.5 V		22	44	SP.	67		55	115	
	סוס	A or D	4.5 V		25	49	1	74		61		
<sup>l</sup> en	DIK	AUB	5.5 V		22	44		67		55	ns	
<b>+</b>	פוס	A or P	4.5 V		25	49		74		61	ns	
<sup>1</sup> dis	אוט	A OF B	5.5 V		22	44		67		55		
		Any	4.5 V		9	12		18		15	ns	
t			5.5 V		7	11		16		14		

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

# switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	Vee	T <sub>A</sub> = 25°C			SN54H	СТ646	SN74H	LINIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	CT646 MAX 66 60 55 50 69 62 87 74	UNIT
	CLKBA or CLKAB	A or B	4.5 V		24	53		80		66	
			5.5 V		22	47		52		60	
<sup>t</sup> pd	A or P	P.or A	4.5 V		22	44		67		55	
	AUB	BUIA	5.5 V		20	39		60		50	115
	004 040+	A or P	4.5 V		26	55		83		69	
	SBA or SABI	AUIB	5.5 V		24	49	4	74		62	
		A or B	4.5 V		33	66	$n_{c}$	100		87	
+	ÛE		5.5 V		22	59	30%	90		74	-
<sup>l</sup> en	DIP	A or B	4.5 V		33	66	9	100		87	ns
	DIR		5.5 V		22	59		90		74	
<b>.</b>		Any	4.5 V		17	42		63		53	
t			5.5 V		14	38		57		48	115

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	50	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS178C - MARCH 1984 - REVISED MARCH 2003

### PARAMETER MEASUREMENT INFORMATION



- F. tpLz and tpHz are the same as tdis.
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



## **MECHANICAL DATA**

MPDI004 - OCTOBER 1994

### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



## **MECHANICAL DATA**

MSOI003E - JANUARY 1995 - REVISED SEPTEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G\*\*) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated