SCLS019C - MARCH 1984 - REVISED DECEMBER 2002


- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 14 ns

SN54HCT645 . . . J OR W PACKAGE SN74HCT645 . . . DW, N, NS, OR PW PACKAGE (TOP VIEW)

	_		
DIR	1	$\bigcup_{20}$	] v <sub>cc</sub>
A1	2	19	] OE
A2	3	18	] B1
A3	4	17	] B2
A4	5	16	] B3
A5	6	15	] B4
A6	7	14	] B5
A7	8	13	] B6
A8	9	12	] B7
GND	10	11	] B8

- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- True Logic

# SN54HCT645 . . . FK PACKAGE (TOP VIEW)



#### description/ordering information

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

#### **ORDERING INFORMATION**

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74HCT645N	SN74HCT645N	
	0010 014	Tube	SN74HCT645DW	LIOTOAF	
-40°C to 85°C	SOIC - DW	Tape and reel	SN74HCT645DWR	HCT645	
	SOP - NS	Tape and reel	SN74HCT645NSR	HCT645	
	TSSOP – PW Tape and reel		SN74HCT645PWR	HT645	
	CDIP – J	Tube	SNJ54HCT645J	SNJ54HCT645J	
–55°C to 125°C	CFP – W	Tube	SNJ54HCT645W	SNJ54HCT645W	
	LCCC - FK	Tube	SNJ54HCT645FK	SNJ54HCT645FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE**

INP	UTS	ODED ATION				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

#### logic diagram (positive logic)



To Seven Other Transceivers

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	·	±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



#### recommended operating conditions (see Note 3)

			SN54HCT645			SN74HCT645			LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2	, S	'/	2			V
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		PA	0.8			0.8	V
٧ <sub>I</sub>	Input voltage		0	1	VCC	0		VCC	V
VO	Output voltage		0	2	VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time		0	5	500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		.,	Т	A = 25°C	;	SN54HCT645		SN74HCT645			
PAR	AMETER	TEST CON	DITIONS	v <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN MAX		UNIT	
V		Mr. Mr. an Mr.	I <sub>OH</sub> = -20 μA	45.1/	4.4	4.499		4.4		4.4			
VOH		$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V	
.,			I <sub>OL</sub> = 20 μA	4.5.1/		0.001	0.1		0.1		0.1	.,	
VOL		$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V	
lį	DIR or OE	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA	
loz	A or B	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5	4	±10		±5	μΑ	
Icc		$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	2	160		80	μΑ	
ΔICC <sup>†</sup>	-	One input at 0.5 V o Other inputs at 0 or		5.5 V		1.4	2.4	PRO	3		2.9	mA	
Ci	DIR or OE			4.5 V to 5.5 V		3	10		10		10	pF	

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETER	FROM TO		· ·	T,	չ = 25°C	;	SN54HCT645	SN74HCT645	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT	
	A == D	D A	4.5 V		16	22	33	28		
<sup>t</sup> pd	A or B	B or A	5.5 V		14	20	30	25	ns	
	<u>OE</u>	A - :: B	4.5 V		25	46	69	58		
t <sub>en</sub>	OE A	A or B	5.5 V		22	41	62	52	ns	
	<u>OE</u>		4.5 V		26	40	60	50		
<sup>t</sup> dis	OE	A or B	5.5 V		23	36	3 54	45	ns	
		A == B	A or B	4.5 V		9	12	18	15	20
t <sub>t</sub>		A or B	5.5 V		8	11	16	14	ns	

## SN54HCT645, SN74HCT645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS019C - MARCH 1984 - REVISED DECEMBER 2002

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	.,	T,	չ = 25°C	;	SN54HC	T645	SN74H	CT645							
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT						
	A D	D A	4.5 V		20	30		45		38							
<sup>t</sup> pd	A or B	B or A	5.5	D OI A	BOIA	BULK	5014	5.5 V	5.5 V		18	27		41		34	ns
	=	A B	4.5 V		36	59	00 J	89		74							
t <sub>en</sub>	ŌĒ	A or B	5.5 V		30	53	6,66	80		67	ns						
		A == D	4.5 V		17	42		63		53	20						
t <sub>t</sub>		A or B	5.5 V		14	38		57		48	ns						

## operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	No load	40	pF




#### PARAMETER MEASUREMENT INFORMATION




PARAM	/IETER	RL	CL	S1	S2
	tPZH	<b>1 k</b> Ω	50 pF		Closed
t <sub>en</sub>	tPZL	1 K22	or 150 pF	Closed	Open
4	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed
<sup>t</sup> dis	tPLZ	1 K22	50 pr	Closed	Open
t <sub>pd</sub> or	t <sub>t</sub>	_	50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



#### N (R-PDIP-T\*\*)

#### **16 PINS SHOWN**

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

#### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated