

PRESETTABLE SYNCHRONOUS BCD DECADE COUNTER; ASYNCHRONOUS RESET

FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Asynchronous reset
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT160 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT160 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs (Q_0 to Q_3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D_0 to D_3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}	propagation delay CP to Q_n	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	19	21	ns
	CP to TC		21	24	ns
	MR to Q_n		21	23	ns
	MR to TC		21	26	ns
t_{PLH}	CET to TC		14	14	ns
	propagation delay CP to Q_n	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	19	21	ns
	CP to TC		21	20	ns
f_{max}	CET to TC		14	7	ns
	maximum clock frequency		61	31	MHz
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per package	notes 1 and 2	39	34	pF

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 6 \text{ ns}$

Notes

- CPD is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz C_L = output load capacitance in pF

f_o = output frequency in MHz V_{CC} = supply voltage in V

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

- For HC the condition is $V_I = GND$ to V_{CC} .
For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

ORDERING INFORMATION/PACKAGE OUTLINES

PC74HC/HCT160P: 16-lead DIL; plastic (SOT-38Z).
PC74HC/HCT160T: 16-lead mini-pack; plastic (SO-16; SOT-109A).




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.

GENERAL DESCRIPTION (Cont'd.)




Fig. 4 Functional diagram.

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR	asynchronous master reset (active LOW)
2	CP	clock input (LOW-to-HIGH, edge-triggered)
3, 4, 5, 6	D ₀ to D ₃	data inputs
7	CEP	count enable input
8	GND	ground (0 V)
9	PE	parallel enable input (active LOW)
10	CET	count enable carry input
14, 13, 12, 11	Q ₀ to Q ₃	flip-flop outputs
15	TC	terminal count output
16	VCC	positive supply voltage

FUNCTION TABLE

OPERATING MODE	INPUTS						OUTPUTS	
	MR	CP	CEP	CET	PE	D _n	Q _n	TC
reset (clear)	L	X	X	X	X	X	L	L
parallel load	H	↑	X	X	I	I	L	L
	H		X	X	I	h	H	*
count	H	↑	h	h	h	X	count	*
hold (do nothing)	H	X	I	X	h	X	q _n	*
	H	X	X	I	h	X	q _n	L

Note to function table

* The TC output is HIGH when CET is HIGH and the counter is at terminal count (HLLH).

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care




↑ = LOW-to-HIGH CP transition

A LOW level at the master reset input (MR) sets all four outputs of the flip-flops (Q₀ to Q₃) to LOW level regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q₀. This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\max} = \frac{1}{t_{P(\max)}(CP \text{ to } TC) + t_{SU}(CEP \text{ to } CP)}$$



DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HC							V _{CC} V	WAVEFORMS		
		+25		−40 to +85		−40 to +125						
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay CP to Q _n		61 22 18	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 8	
t _{PHL} / t _{PLH}	propagation delay CP to TC		69 25 20	215 43 31		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 8	
t _{PHL}	propagation delay MR to Q _n		69 25 20	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 9	
t _{PHL}	propagation delay MR to TC		69 25 20	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 9	
t _{PHL} / t _{PLH}	propagation delay CET to TC		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 10	
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 10	
t _W	clock pulse width HIGH or LOW		80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 8	
t _W	master reset pulse width LOW		80 16 14	28 10 8		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 9	
t _{rem}	removal time MR to CP		100 20 17	30 11 9		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 9	
t _{su}	set-up time D _n to CP		80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 11	
t _{su}	set-up time P̄E to CP		135 27 23	41 15 12		170 34 29		205 41 35	ns	2.0 4.5 6.0	Fig. 11	
t _{su}	set-up time CEP, CET to CP		200 40 34	63 23 18		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 12	

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HC							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _h	hold time D _n to CP	0 0 0	−17 −6 −5		0 0 0		0 0 0		ns	2.0 4.5 6.0 Figs 11 and 12		
t _h	hold time P̄E to CP	0 0 0	−41 −15 −12		0 0 0		0 0 0		ns	2.0 4.5 6.0 Figs 11 and 12		
t _h	hold time CEP, CET to CP	0 0 0	−58 −21 −17		0 0 0		0 0 0		ns	2.0 4.5 6.0 Figs 11 and 12		
f _{max}	maximum clock pulse frequency	6.0 30 35	18 55 66		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0 Fig. 8		

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard
I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.
To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT	INPUT	UNIT LOAD COEFFICIENT
MR	0.95	D _n	0.25
CP	0.80	CET	1.05
CEP	0.25	PE	0.30

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HCT							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay CP to Q _n		25	43		54		65	ns	4.5	Fig. 8	
t _{PHL}	propagation delay CP to TC		28	48		60		72	ns	4.5	Fig. 8	
t _{PLH}	propagation delay CP to TC		23	39		49		59	ns	4.5	Fig. 8	
t _{PHL}	propagation delay MR to Q _n		27	50		63		75	ns	4.5	Fig. 9	
t _{PHL}	propagation delay MR to TC		30	50		63		75	ns	4.5	Fig. 9	
t _{PHL}	propagation delay CET to TC		17	35		44		53	ns	4.5	Fig. 10	
t _{PLH}	propagation delay CET to TC		9	17		21		26	ns	4.5	Fig. 10	
t _{THL} / t _{TTLH}	output transition time		7	15		19		22	ns	4.5	Figs 8 and 10	
t _W	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig. 8	
t _W	master reset pulse width LOW	20	11		25		30		ns	4.5	Fig. 9	
t _{rem}	removal time MR to CP	20	9		25		30		ns	4.5	Fig. 9	
t _{su}	set-up time D _n to CP	18	10		25		30		ns	4.5	Fig. 11	
t _{su}	set-up time PE to CP	30	18		44		53		ns	4.5	Fig. 11	
t _{su}	set-up time CEP, CET to CP	40	23		50		60		ns	4.5	Fig. 12	

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS				
		74HCT								V _{CC} V	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t _h	hold time D _n to CP	0	−8		0		0		ns	4.5	Figs 11 and 12			
t _h	hold time PE to CP	0	−13		0		0		ns	4.5	Figs 11 and 12			
t _h	hold time CEP, CET to CP	0	−21		0		0		ns	4.5	Figs 11 and 12			
f _{max}	maximum clock pulse frequency	16	28		13		11		MHz	4.5	Fig. 8			

AC WAVEFORMS




Fig. 8 Waveforms showing the clock (CP) to outputs (O_n , TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the master reset (MR) pulse width, the master reset to output (O_n , TC) propagation delays and the master reset to clock (CP) removal time.




Fig. 10 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 11 Waveforms showing the data set-up and hold times for the input (D_n) and parallel enable input \overline{PE} .




Fig. 12 Waveforms showing the CEP and CET set-up and hold times.

Note to Figs 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to AC waveforms

- (1) HC : $V_M = 50\%$; $V_I = GND$ to V_{CC} .
- HCT: $V_M = 1.3V$; $V_I = GND$ to $3V$.