

# TC74HC692P TC74HC693P

TC74HC692P DECADE COUNTER REGISTER  
TC74HC693P 4-BIT BINARY COUNTER REGISTER

The TC74HC692/693 are high speed CMOS COUNTER/REGISTER fabricated with silicon gate C<sup>2</sup>MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

TC74HC692 is BCD DECADE COUNTER, TC74HC693 is 4-BIT BINARY COUNTER, these devices have Registers respectively.

If LOAD input ( $\overline{LOAD}$ ) is held "L", DATA input ( $A \sim D$ ) are loaded in internal counter at positive edge of counter clock input ( $\overline{CCK}$ ). And at counter mode, internal counter counts up at positive edge of counter clock. If counter clear input ( $\overline{CCLR}$ ) is held "L", internal counter cleared synchronously to counter clock.


Internal counter's outputs are stored in output register at positive edge of register clock (RCK). If register clear input (RCLR) is held "L", the register cleared synchronously to register clock. At this point, internal counter outputs no change. The outputs ( $Q_A \sim Q_D$ ) are selected internal counter outputs or register outputs respectively by output select input ( $R/\overline{C}$ ).

Two enable inputs (ENT and ENP) and carry output (RCO) are provided to enable easy cascading of counters, which facilitates easy implementation of N-bit counters without using external gate.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


## FEATURES:

- High Speed .....  $f_{MAX}=33MHz(Typ.)$  at  $V_{CC}=5V$
- Low Power Dissipation .....  $I_{CC}=4\mu A(Max.)$  at  $T_a=25^\circ C$
- High Noise Immunity .....  $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability ..... 15 LSTTL Loads  
(For  $Q_A \sim Q_D$ )  
10 LSTTL Loads  
(For RCO)
- Symmetrical Output Impedance  
 $|I_{OH}|=I_{OL}=6mA(Min.)$  for  $Q_A \sim Q_D$  Output  
 $|I_{OH}|=I_{OL}=4mA(Min.)$  for RCO Output
- Balanced Propagation Delays .....  $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range .....  $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with LSTTL (74LS692/693)



DIP20 (3D20A-P)


## PIN ASSIGNMENT



(TOP VIEW)

# TC74HC692P TC74HC693P

## BLOCK DIAGRAM




## TRUTH TABLE

INPUTS									OUTPUTS				FUNCTION
CCLR	LOAD	ENP	ENT	GCK	RCLR	RCK	R/G	G	QA	QB	QC	QD	
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE
L	X	X	X	$\bar{1}$	X	X	L	L	L	L	L	L	COUNTER CLEAR
H	L	X	X	$\bar{1}$	X	X	L	L	a	b	c	d	LOAD DATA
H	H	L	X	$\bar{1}$	X	X	L	L	NO CHANGE				COUNT DISABLE
H	H	X	L	$\bar{1}$	X	X	L	L	NO CHANGE				NO CHANGE
H	H	H	H	$\bar{1}$	X	X	L	L	COUNT UP				COUNT UP
H	X	X	X	$\bar{1}$	X	X	L	L	NO CHANGE				NO COUNT
X	X	X	X	X	L	$\bar{1}$	H	L	L	L	L	L	REGISTER CLEAR
X	X	X	X	X	H	$\bar{1}$	H	L	a'	b'	c'	d'	LOAD REGISTER
X	X	X	X	X	X	$\bar{1}$	H	L	NO CHANGE				NO CHANGE

X: Don't Care  
Z: High Impedance  
a ~ d: The level of steady state input voltage at inputs A ~ D respectively.  
a' ~ d': The level of internal counter outputs respectively, before the most recent positive edge of the register clock.


TC74HC692 RCO = QA · QD · ENT  
TC74HC693 RCO = QA · QB · QC · QD · ENT

LOGIC DIAGRAM TC74HC692




# TC74HC692P TC74HC693P

LOGIC DIAGRAM TC74HC693




TIMING CHART TC74HC692




# TC74HC692P TC74HC693P

TIMING CHART TC74HC693



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> +0.5	
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> +0.5	
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	
DC Output Current	I <sub>OUT</sub>	(RCO) ±25	
		(QA ~ QD) ±35	
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±70	
Power Dissipation	P <sub>D</sub>	500*	mW
Storage Temperature	T <sub>STG</sub>	-65 ~ 150	°C
Lead Temperature(10sec)	T <sub>L</sub>	300	



\* 500mW in the range of Ta=-40°C ~ 65°C and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V <sub>CC</sub>	2 ~ 6	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0 ~ 1000 (V <sub>CC</sub> =2.0V)	ns
		0 ~ 500 (V <sub>CC</sub> =4.5V)	
		0 ~ 400 (V <sub>CC</sub> =6.0V)	

**DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V <sub>IH</sub>		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V <sub>IL</sub>		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		QA ~ QD	I <sub>OH</sub> =-6mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				RCO	I <sub>OH</sub> =-4mA	4.5	4.18	4.31	-	
6.0	5.68	5.80	-			5.63	-			
I <sub>OH</sub> =-5.2mA	4.5	4.18	4.31			-	4.13	-		
	6.0	5.68	5.80	-	5.63	-				

# TC74HC692P TC74HC693P

## DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION		V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		QA ~ QD	I <sub>OL</sub> =6mA I <sub>OL</sub> =7.8mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				RCO	I <sub>OL</sub> =4mA I <sub>OL</sub> =5.2mA	4.5	-	0.17	0.26	
6.0	-	0.18	0.26			-	0.33			
3-State Off Leak Current	I <sub>OZ</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> =V <sub>CC</sub> or GND		6.0	-	-	±0.5	-	±5.0	μA
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND		6.0	-	-	±0.1	-	±1.0	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND		6.0	-	-	4.0	-	40.0	

## AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub>=50pF, INPUT t<sub>r</sub>=t<sub>f</sub>=6ns)

PARAMETER	SYMBOL	TEST CONDITION		V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t <sub>TLH</sub> t <sub>THL</sub>			2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Output Transition Time (RCO)	t <sub>TLH</sub> t <sub>THL</sub>			2.0	-	30	75	-	95	
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time (CCK - Q)	t <sub>pLH</sub> t <sub>pHL</sub>			2.0	-	132	260	-	325	
				4.5	-	33	52	-	65	
				6.0	-	28	44	-	55	
Propagation Delay Time (RCK - Q)	t <sub>pLH</sub> t <sub>pHL</sub>			2.0	-	136	260	-	325	
				4.5	-	34	52	-	65	
				6.0	-	29	44	-	55	
Propagation Delay Time (CCK - RCO)	t <sub>pLH</sub> t <sub>pHL</sub>			2.0	-	108	210	-	265	
				4.5	-	27	42	-	53	
				6.0	-	23	36	-	45	
Propagation Delay Time (R/C - Q)	t <sub>pLH</sub> t <sub>pHL</sub>			2.0	-	92	180	-	225	
				4.5	-	23	36	-	45	
				6.0	-	20	31	-	38	
Propagation Delay Time (ENT - RCO)	t <sub>pLH</sub> t <sub>pHL</sub>			2.0	-	48	95	-	120	
				4.5	-	12	19	-	24	
				6.0	-	10	16	-	20	



AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Maximum Clock Frequency	f <sub>MAX</sub>		2.0	4	8	-	3	-	MHz
			4.5	20	30	-	16	-	
			6.0	24	35	-	19	-	
Minimum Pulse Width (CCK, RCK)	t <sub>w(H)</sub>		2.0	-	48	125	-	160	ns
			4.5	-	12	25	-	32	
	t <sub>w(L)</sub>		6.0	-	10	21	-	27	
Minimum Set-up Time (LOAD, ENT, ENP)	t <sub>s</sub>		2.0	-	68	150	-	190	
			4.5	-	17	30	-	38	
			6.0	-	14	26	-	33	
Minimum Set-up Time (A, B, C, D)	t <sub>s</sub>		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set-up Time (CCLR, RCLR)	t <sub>s</sub>		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set-up Time (CCK - RCK)	t <sub>s</sub>		2.0	-	68	150	-	190	
			4.5	-	17	30	-	38	
			6.0	-	14	26	-	33	
Minimum Data Hold Time	t <sub>h</sub>		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t <sub>pZL</sub>	R <sub>L</sub> =1kΩ	2.0	-	64	130	-	165	
			4.5	-	16	26	-	33	
	t <sub>pZH</sub>		6.0	-	14	22	-	28	
3-State Output Disable Time	t <sub>pLZ</sub>	R <sub>L</sub> =1kΩ	2.0	-	80	145	-	180	
			4.5	-	20	29	-	36	
	t <sub>pHZ</sub>		6.0	-	17	25	-	31	
Input Capacitance	C <sub>IN</sub>			-	5	10	-	10	pF
Output Capacitance	C <sub>OUT</sub>			-	10	-	-	-	
Power Dissipation Capacitance	C <sub>PD(1)</sub>			-	95	-	-	-	

Note (1): C<sub>PD</sub> is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

# TC74HC692P TC74HC693P

## SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 1)




SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 2)




$t_{pLZ}$ ,  $t_{pZL}$

The  $1k\Omega$  load resistors should be connected between outputs and  $V_{CC}$  line and the  $50pF$  load capacitors should be connected between outputs and GND line. All inputs except  $\bar{C}$  input should be connected to  $V_{CC}$  line or GND line such that outputs will be in low logic level while  $\bar{C}$  input is held low.



$t_{pHZ}$ ,  $t_{pZH}$

The  $1k\Omega$  load resistors and the  $50pF$  load capacitors should be connected between each output and GND line. All inputs except  $\bar{C}$  input should be connected to  $V_{CC}$  or GND line such that output will be in high logic level while  $\bar{C}$  input is held low.



**TC74HC692P**  
**TC74HC693P**

$I_{CC}(\text{Opr.})$  TEST WAVEFORM

