

# TC74HC690P TC74HC691P

TC74HC690P    DECADE COUNTER REGISTER  
TC74HC691P    4-BIT BINARY COUNTER REGISTER

The TC74HC690/691 are high speed CMOS COUNTER/REGISTER fabricated with silicon gate C<sup>2</sup>MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

TC74HC690 is BCD DECADE COUNTER, TC74HC691 is 4-BIT BINARY COUNTER, these devices have Registers respectively.


If LOAD input (LOAD) is held "L", DATA input (A~D) are loaded in internal counter at positive edge of counter clock input ( $\overline{CCK}$ ). And at counter mode, internal counter counts up at positive edge of counter clock. If counter clear input ( $\overline{CCLR}$ ) is held "L", internal counter cleared asynchronously to counter clock.

Internal counter's outputs are stored in output register at positive edge of register clock (RCK). If register clear input ( $\overline{RCLR}$ ) is held "L", the register cleared asynchronously to register clock. At this point, internal counter outputs no change. The outputs (Q<sub>A</sub> ~ Q<sub>D</sub>) are selected internal counter outputs or register outputs respectively by output select input (R/ $\overline{C}$ ). Two enable inputs (ENT and ENP) and carry output (RCO) are provided to enable easy cascading of counters, which facilitates easy implementation of N-bit counters without using external gate.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

## FEATURES:

- High Speed .....  $f_{MAX}=33MHz(Typ.)$  at  $V_{CC}=5V$
- Low Power Dissipation ....  $I_{CC}=4\mu A(Max.)$  at  $T_a=25^{\circ}C$
- High Noise Immunity .....  $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability ..... 15 LSTTL Loads  
(For Q<sub>A</sub> ~ Q<sub>D</sub>)  
10 LSTTL Loads  
(For RCO)
- Symmetrical Output Impedance  
 $|I_{OH}|=I_{OL}=6mA(Min.)$  for Q<sub>A</sub> ~ Q<sub>D</sub> Output  
 $|I_{OH}|=I_{OL}=4mA(Min.)$  for RCO Output
- Balanced Propagation Delays .....  $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range .....  $V_{CC}(Opr.)=2V\sim 6V$
- Pin and Function Compatible with LSTTL(74LS690/691)




PIN ASSIGNMENT



# TC74HC690P TC74HC691P

## BLOCK DIAGRAM



## TRUTH TABLE

INPUTS								OUTPUTS				FUNCTION	
CCLR	LOAD	ENP	ENT	CCK	RCLR	RCK	R/C	G-bar	QA	QB	QC		QD
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE
L	X	X	X	X	X	X	L	L	L	L	L	L	COUNTER CLEAR
H	L	X	X	⌄	X	X	L	L	a	b	c	d	LOAD DATA
H	H	L	X	⌄	X	X	L	L	NO CHANGE				COUNT DISABLE
H	H	X	L	⌄	X	X	L	L	NO CHANGE				NO CHANGE
H	H	H	H	⌄	X	X	L	L	COUNT UP				COUNT UP
H	X	X	X	⌋	X	X	L	L	NO CHANGE				NO COUNT
X	X	X	X	X	L	X	H	L	L	L	L	L	REGISTER CLEAR
X	X	X	X	X	H	⌄	H	L	a'	b'	c'	d'	LOAD REGISTER
X	X	X	X	X	X	⌋	H	L	NO CHANGE				NO CHANGE

X: Don't Care

Z: High Impedance

a~d: The level of steady state input voltage at inputs A~D respectively.


a'~d': The level of internal counter outputs respectively, before the most recent positive edge of the register clock.

TC74HC690 RCO=QA · QD · ENT

TC74HC691 RCO=QA · QB · QC · QD · ENT


**TC74HC690P**  
**TC74HC691P**

LOGIC DIAGRAM TC74HC690




# TC74HC690P TC74HC691P

LOGIC DIAGRAM TC74HC691




TIMING CHART TC74HC690




# TC74HC690P TC74HC691P

TIMING CHART TC74HC691



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC}+0.5$	
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC}+0.5$	
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±20	
DC Output Current	(RCO)	±25	
	(QA ~ QD)	±35	
DC $V_{CC}$ /Ground Current	$I_{CC}$	±70	
Power Dissipation	$P_D$	500*	mW
Storage Temperature	TSTG	-65 ~ 150	°C
Lead Temperature(10sec)	$T_L$	300	



\* 500mW in the range of  $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$  and from  $T_a = 65^\circ\text{C}$  up to  $85^\circ\text{C}$  derating factor of  $-10\text{mW}/^\circ\text{C}$  shall be applied until 300mW.

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	$V_{CC}$	2 ~ 6	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	
Operating Temperature	$T_{opr}$	-40 ~ 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 ~ 1000 ( $V_{CC} = 2.0\text{V}$ )	ns
		0 ~ 500 ( $V_{CC} = 4.5\text{V}$ )	
		0 ~ 400 ( $V_{CC} = 6.0\text{V}$ )	

**DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	$V_{IH}$		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	$V_{IL}$		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		QA ~ QD	$I_{OH} = -6\text{mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				RCO	$I_{OH} = -4\text{mA}$	4.5	4.18	4.31	-	
6.0	5.68	5.80	-			5.63	-			

# TC74HC690P

# TC74HC691P

## DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		QA ~ QD	I <sub>OL</sub> =6mA I <sub>OL</sub> =7.8mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				RCO	I <sub>OL</sub> =4mA I <sub>OL</sub> =5.2mA	4.5	-	0.17	0.26	
6.0	-	0.18	0.26			-	0.33			
3-State Off Leak Current	I <sub>OZ</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> =V <sub>CC</sub> or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	-	-	4.0	-	40.0		

## AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub>=50pF, INPUT t<sub>r</sub>=t<sub>f</sub>=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t <sub>TLH</sub> t <sub>THL</sub>		2.0	-	25	60	-	75	ns
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Output Transition Time (RCO)	t <sub>TLH</sub> t <sub>THL</sub>		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CCK - Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	136	265	-	330	
			4.5	-	34	53	-	66	
			6.0	-	29	45	-	56	
Propagation Delay Time (RCK - Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	148	285	-	355	
			4.5	-	37	57	-	71	
			6.0	-	31	48	-	60	
Propagation Delay Time (CCK - RCO)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	128	250	-	315	
			4.5	-	32	50	-	63	
			6.0	-	27	43	-	54	
Propagation Delay Time (R/ $\bar{C}$ - Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	104	200	-	250	
			4.5	-	26	40	-	50	
			6.0	-	22	34	-	43	
Propagation Delay Time (ENT - RCO)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	56	110	-	140	
			4.5	-	14	22	-	28	
			6.0	-	12	19	-	24	



AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time ( $\overline{\text{CCLR}} - Q$ )	t <sub>pHL</sub>		2.0	-	160	305	-	380	ns
			4.5	-	40	61	-	76	
			6.0	-	12	52	-	65	
Propagation Delay Time ( $\overline{\text{CCLR}} - \text{RCO}$ )	t <sub>pLH</sub>		2.0	-	132	255	-	320	
			4.5	-	33	51	-	64	
			6.0	-	28	44	-	54	
Propagation Delay Time ( $\overline{\text{RCLR}} - Q$ )	t <sub>pHL</sub>		2.0	-	148	285	-	355	
			4.5	-	37	57	-	71	
			6.0	-	31	48	-	60	
Maximum Clock Frequency	f <sub>MAX</sub>		2.0	4	8	-	3	-	MHz
			4.5	20	30	-	16	-	
			6.0	24	35	-	19	-	
Minimum Pulse Width (CCK, RCK)	t <sub>w(H)</sub>		2.0	-	40	100	-	125	ns
	t <sub>w(L)</sub>		4.5	-	10	20	-	25	
	t <sub>w(L)</sub>		6.0	-	9	17	-	21	
Minimum Pulse Width ( $\overline{\text{CCLR}}$ , $\overline{\text{RCLR}}$ )	t <sub>w(L)</sub>		2.0	-	44	100	-	125	
			4.5	-	11	20	-	25	
			6.0	-	9	17	-	21	
Minimum Removal Time	t <sub>rem</sub>		2.0	-	-	25	-	30	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Minimum Set up Time ( $\overline{\text{LOAD}}$ , ENT, ENP)	t <sub>s</sub>		2.0	-	80	175	-	220	
			4.5	-	20	35	-	44	
			6.0	-	17	30	-	37	
Minimum Set up Time (A, B, C, D)	t <sub>s</sub>		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set up Time (CCK - RCK)	t <sub>s</sub>		2.0	-	76	175	-	220	
			4.5	-	19	35	-	44	
			6.0	-	16	30	-	37	
Minimum Hold Time	t <sub>h</sub>		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t <sub>pZL</sub>	R <sub>L</sub> =1kΩ	2.0	-	72	145	-	180	
	t <sub>pZH</sub>		4.5	-	18	29	-	36	
	t <sub>pZH</sub>		6.0	-	15	25	-	31	
3-State Output Disable Time	t <sub>pLZ</sub>	R <sub>L</sub> =1kΩ	2.0	-	92	170	-	215	
	t <sub>pHZ</sub>		4.5	-	23	34	-	43	
	t <sub>pHZ</sub>		6.0	-	20	29	-	37	
Input Capacitance	C <sub>IN</sub>			-	5	10	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> <sup>(1)</sup>			-	80	-	-	-	

# TC74HC690P TC74HC691P


Note (1):  $C_{pp}$  is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

## SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 1)



SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 2)





$t_{pLZ}$ ,  $t_{pZL}$

The  $1k\Omega$  load resistors should be connected between outputs and  $V_{CC}$  line and the 50pF load capacitors should be connected between outputs and GND line. All inputs except  $\bar{G}$  input should be connected to  $V_{CC}$  line or GND line such that outputs will be in low logic level while  $\bar{G}$  input is held low.

$t_{pHZ}$ ,  $t_{pZH}$

The  $1k\Omega$  load resistors and the 50pF load capacitors should be connected between each output and GND line. All inputs except  $\bar{G}$  input should be connected to  $V_{CC}$  or GND line such that output will be in high logic level while  $\bar{G}$  input is held low.



**TC74HC690P**  
**TC74HC691P**

$I_{CC}(\text{Opr.})$  TEST WAVEFORM

