


SN54HC490, SN74HC490 DUAL 4-BIT DECADE COUNTERS


D2684, DECEMBER 1982—REVISED JUNE 1989

- Individual Clock, Direct Clear, and Set-to-9 Inputs for Each Decade Counter
- Dual Counters Can Significantly Improve System Densities as Package Count Can be Reduced by 50%
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HC490 . . . J PACKAGE
SN74HC490 . . . N PACKAGE
(TOP VIEW)



SN54HC490 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

BCD COUNT SEQUENCE
(EACH COUNTER)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

CLEAR/SET-TO-9
FUNCTION TABLE
(EACH COUNTER)

INPUTS		OUTPUT			
CLEAR	SET-TO-9	Q _A	Q _B	Q _C	Q _D
H	L	L	L	L	L
L	H	H	L	L	H
L	L	COUNT			

H = high level, L = low level.

description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual 4-bit decade counters in a single package. Each decade counter has individual clock, clear, and set-to-9 inputs. BCD count sequences of any length up to divide-by-100 may be implemented with a single 'HC490. The counters have parallel outputs from each counter stage so that submultiples of the input count frequency are available for system timing signals.

The SN54HC490 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC490 is characterized for operation from -40°C to 85°C.

2
HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

2-447


SN54HC490, SN74HC490
DUAL 4-BIT DECADE COUNTERS

logic symbol†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

logic diagram, each counter (positive logic)



SN54HC490, SN74HC490
DUAL 4-BIT DECADE COUNTERS

2

HCMOS Devices

absolute maximum ratings over operating free-air temperature range †

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC490			SN74HC490			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2$ V		1.5	$V_{CC} = 2$ V		1.5	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 6$ V		4.2	$V_{CC} = 6$ V		4.2	
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V		0	$V_{CC} = 2$ V		0	V
		$V_{CC} = 4.5$ V		0	$V_{CC} = 4.5$ V		0	
		$V_{CC} = 6$ V		0	$V_{CC} = 6$ V		0	
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
t_t	Input transition (rise and fall) times	$V_{CC} = 2$ V		0	$V_{CC} = 2$ V		1000	ns
		$V_{CC} = 4.5$ V		0	$V_{CC} = 4.5$ V		500	
		$V_{CC} = 6$ V		0	$V_{CC} = 6$ V		400	
T_A	Operating free-air temperature	-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC490		SN74HC490		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu\text{A}$	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	4.5 V	3.98	4.30		3.7		3.84			
V_{OL}	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu\text{A}$	2 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		6 V		0.001	0.1		0.1	0.1		
	4.5 V		0.17	0.26		0.4	0.33			
	6 V		0.15	0.26		0.4	0.33			
I_I	$V_I = V_{CC}$ or 0	6 V	± 0.1			± 100		± 1000		nA
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V				8		160		μA
C_i		2 to 6 V	3			10		10		pF



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-449

SN54HC490, SN74HC490 DUAL 4-BIT DECADE COUNTERS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	V _{CC}	T _A = 25°C		SN54HC490		SN74HC490		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency	2 V	0	6	0	4.2	0	5	MHz
	4.5 V	0	31	0	21	0	25	
	6 V	0	36	0	25	0	28	
t _w Pulse duration, any input	2 V	80		120		100		ns
	4.5 V	16		24		20		
	6 V	14		20		17		
t _{su} Setup time, CLR or set-to-9 inactive	2 V	25		25		25		ns
	4.5 V	5		5		5		
	6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC490		SN74HC490		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	6			4.2		5	MHz	
			4.5 V	31			21		25		
			6 V	36			25		28		
t _{pd}	CLK	Q _A	2 V	50	125		190		155	ns	
			4.5 V	15	25		38		31		
			6 V	12	21		32		26		
	CLK	Q _B , Q _D	2 V	80	185		280		230		
			4.5 V	23	37		56		46		
			6 V	18	31		48		39		
CLK	Q _C	2 V	100	235		355		295			
		4.5 V	30	47		71		59			
		6 V	23	40		60		50			
t _{PLH}	Set-to-9	Q _A , Q _D	2 V	60	185		280		230	ns	
			4.5 V	19	37		56		46		
			6 V	16	31		48		39		
t _{PHL}	Set-to-9	Q _B , Q _C	2 V	54	140		210		175	ns	
			4.5 V	18	28		42		35		
			6 V	16	24		36		30		
	Clear	Any	2 V	50	130		195		165		
			4.5 V	17	26		39		33		
			6 V	15	22		33		28		
t _t	Any	Any	2 V	28	75		110		95	ns	
			4.5 V	8	15		22		19		
			6 V	6	13		19		16		

C _{pd}	Power dissipation capacitance per counter	No load, T _A = 25°C	40 pF typ
-----------------	---	--------------------------------	-----------

Note 1: Load circuits and voltage waveforms are shown in Section 1.