

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

The 'F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

Features


- Serial-to-parallel converter
- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- \blacksquare 'F675A version prevents false clocking through $\overline{\text{CS}}$ or R/\overline{W} inputs


Commercial	Package Number	Package Description
74F675ASPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F675APC	N24A	24-Lead (0.600" Wide) Molded Dual-In-Line
74F675ASC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Logic Symbols

Connection Diagram






Pin Assignment

TL/F/9587-2

TRI-STATE® is a registered trademark of National Semiconductor Corporation

Logic Symbols (Continued)

IEEE/IEC



TL/F/9587-5

Unit Loading/Fan Out

		74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
SI	Serial Data Input	1.0/1.0	20 μA/ - 0.6 mA		
CS	Chip Select Input (Active LOW)	1.0/1.0	20 μA/ - 0.6 mA		
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 μA/ – 0.6 mA		
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ – 0.6 mA		
R/W	Read/Write Input	1.0/1.0	20 μA/ - 0.6 mA		
so	Serial Data Output	50/33.3	-1 mA/20 mA		
Q ₀ -Q ₁₅	Parallel Data Outputs	50/33.3	-1 mA/20 mA		

Functional Description

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select $(\overline{CS}),$ Read/Write (R/ \overline{W}) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (SHCP). In the Shift Right mode, data enters D_0 from the Serial Input (SI) pin and exits from Q_{15} via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either \overline{CS} or R/\overline{W} is HIGH. With \overline{CS} and R/\overline{W} both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP

To prevent false clocking of the shift register, \overline{SHCP} should be in the LOW state during a LOW-to-HIGH transition of \overline{CS} . To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of \overline{CS} if R/ \overline{W} is LOW, and should also be LOW during a HIGH-to-LOW transition of R/ \overline{W} if \overline{CS} is LOW.

Shift Register Operations Table

	Cont	Operating		
CS	R/\overline{W}	Mode		
Н	Х	Х	Х	Hold
L	L	~	Χ	Shift Right
L	Н	$\overline{}$	L	Shift Right
L	Н	~	Н	Parallel Load, No Shifting


Storage Register Operations Table

	Inputs	Operating		
cs	R/W STCP		Mode	
Н	Χ	Χ	Hold	
L	Н	Х	Hold	
L	L		Parallel Load	

H = HIGH Voltage LevelL = LOW Voltage LevelX = Immaterial

= LOW-to-HIGH Transition
 = HIGH-to-LOW Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{lll} & -0.5 \text{V to V}_{\text{CC}} \\ & \text{TRI-STATE} \text{ Output} \end{array} \qquad \begin{array}{lll} & -0.5 \text{V to V}_{\text{CC}} \\ & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Commercial $0^{\circ}\text{C to } + 70^{\circ}\text{C}$

Supply Voltage

Commercial +4.5V to +5.5V

DC Electrical Characteristics


Symbol Parameter		ter	74F		Units	v _{cc}	Conditions		
Symbol	- 3.3		Min	Тур	Max	Oille	VCC	Conditions	
V _{IH}	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signal	
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	٧	Min	$I_{IN} = -18 \text{ mA}$	
V_{OH}	Output HIGH Voltage	74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.7			٧	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	74F 10% V _{CC}			0.5	٧	Min	$I_{OL} = 20 \text{ mA}$	
liH	Input HIGH Current	74F			5.0	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test	74F			7.0	μΑ	Max	V _{IN} = 7.0V	
ICEX	Output HIGH Leakage Current	74F			50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \mu\text{A}$ All Other Pins Grounded	
l _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
Icch	Power Supply Current			106	160	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current	t		106	160	mA	Max	$V_O = LOW$	


AC Electrical Characteristics

Symbol			74F		74F T _A , V _{CC} = Com C _L = 50 pF		Units
	Parameter		$\begin{aligned} \textbf{T}_{\textbf{A}} &= + \textbf{25}^{\circ}\textbf{C} \\ \textbf{V}_{\textbf{CC}} &= + \textbf{5.0} \textbf{V} \\ \textbf{C}_{\textbf{L}} &= \textbf{50} \ \textbf{pF} \end{aligned}$				
		Min	Тур	Max	Min	Max	
f _{max}	Maximum Clock Frequency	100	130		85		MHz
t _{PLH}	Propagation Delay STCP to Q _n	3.0 3.0	8.0 10.5	10.5 13.5	2.5 2.5	12.0 15.0	ns
t _{PLH}	Propagation Delay SHCP to SO	4.0 4.5	7.0 8.0	9.5 10.5	3.5 4.0	10.5 12.0	ns


AC Operating Requirements

Symbol		7	4F	74	Units		
	Parameter		+ 25°C + 5.0V	T _A , V _{CC} = Com			
		Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW $\overline{\text{CS}}$ or R/ $\overline{\text{W}}$ to STCP	3.5 5.5		4.0 6.5		- ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW $\overline{\text{CS}}$ or R/ $\overline{\text{W}}$ to STCP	0 0		0 0		110	
t _s (H) t _s (L)	Setup Time, HIGH or LOW SI to SHCP	3.0 3.0		3.5 3.5		ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW SI to SHCP	3.0 3.0		3.5 3.5		113	
t _s (H) t _s (L)	Setup Time, HIGH or LOW R/W to SHCP	6.5 9.0		7.5 10.0		- ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW R/W to SHCP	0 0		0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW STCP to SHCP	7.0 7.0		8.0 8.0		ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW STCP to SHCP	0		0 0		113	
t _S (H) t _S (L)	Setup Time, HIGH or LOW CS to SHCP	3.0 3.0		3.5 3.5		ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW CS to SHCP	3.0 3.0		3.5 3.5		113	
t _w (H) t _w (L)	SHCP Pulse Width HIGH or LOW	5.0 5.0		6.0 6.0		ns	
t _w (H) t _w (L)	STCP Pulse Width HIGH or LOW	6.0 5.0		7.0 6.0		115	
t _s (L)	SHCP to STCP	8.0		9.0		ns	
t _h (H)	SHCP to STCP	0.0		0.0		ns	





Physical Dimensions inches (millimeters) (Continued)



24-Lead (0.300" Wide) Molded Dual-In-Line Package (SP) NS Package Number N24C

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

, 18: 81-043-299-2308 Rd. Fax: 81-043-299-2408