

## 74F640 • 74F645

### Octal Bus Transceiver with TRI-STATE® Outputs

#### General Description

These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have TRI-STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T/ $\bar{R}$ ) input. The 'F645 is a high speed/low power version of the 'F245. The 'F640 is an inverting option of the 'F645.


#### Features

- Designed for asynchronous two-way data flow between busses
- Outputs sink 64 mA
- Transmit/receive (T/ $\bar{R}$ ) input controls the direction of data flow
- Guaranteed 4000V minimum ESD protection
- 'F645 is a lower power, faster version of the 'F245
- 'F640 is an inverting option of the 'F645

Commercial	Package Number	Package Description
74F640PC	N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
74F640SC (Note 1)	M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F645PC	N20A	20-Lead (0.300" Wide) Molded Dual-In-Line

Note 1: Devices also available in 13" reel. Use suffix = SCX.


#### Logic Symbol



TL/F/10267-3

#### Connection Diagram

Pin Assignment for  
DIP and SOIC



TL/F/10267-1

#### Unit Loading/Fan Out

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$\overline{OE}$	Output Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
T/ $\bar{R}$	Transmit/Receive Input	1.0/1.0	20 $\mu$ A/ -0.6 mA
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or TRI-STATE Outputs	3.5/0.667	70 $\mu$ A/ -0.4 mA
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or TRI-STATE Outputs	3.5/0.667	70 $\mu$ A/ -0.4 mA

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## Functional Description


The output enable ( $\overline{OE}$ ) is active LOW. If the device is disabled ( $\overline{OE}$  HIGH), the outputs are in the high impedance state. The transmit/receive input ( $T/\overline{R}$ ) controls whether data is transmitted from the A bus to the B bus or from the B bus to the A bus. When  $T/\overline{R}$  is LOW, B data is sent to the A bus. If  $T/\overline{R}$  is HIGH, A data is sent to the B bus.

## Function Table


Inputs		Outputs	
$\overline{OE}$	$T/\overline{R}$	'F640	'F645
L	L	Bus $\overline{B}$ data to Bus A	Bus B data to Bus A
L	H	Bus $\overline{A}$ data to Bus B	Bus A data to Bus B
H	X	Z	Z

H = High voltage level  
 L = Low voltage level  
 X = Don't care  
 Z = High-impedance state

## Logic Diagrams



TL/F/10267-4



TL/F/10267-6

## Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)  
 ESD Last Passing Voltage (Min) 4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Commercial	
Supply Voltage	+4.5V to +5.5V
Commercial	

## DC Electrical Characteristics

Symbol	Parameter	74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage	74F 10% V <sub>CC</sub>	2.0		V	Min	I <sub>OH</sub> = -15 mA (A <sub>n</sub> , B <sub>n</sub> )
V <sub>OL</sub>	Output LOW Voltage	74F 10% V <sub>CC</sub>		0.55	V	Min	I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IH</sub>	Input HIGH Current	74F		5.0	μA	Max	V <sub>IN</sub> = 2.7V (Non I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V <sub>IN</sub> = 7.0V (Non I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	74F		0.5	mA	Max	V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>CEX</sub>	Output HIGH Leakage Current	74F		50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (Non I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			70	μA	Max	V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-650	μA	Max	V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>OS</sub>	Output Short-Circuit Current		-100	-225	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25
I <sub>CCH</sub>	Power Supply Current (*F640)			80	mA	Max	V <sub>O</sub> = HIGH, V <sub>IN</sub> = 0.2V
I <sub>CCL</sub>	Power Supply Current (*F640)			80	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current (*F640)			96	mA	Max	V <sub>O</sub> = HIGH Z
I <sub>CCH</sub>	Power Supply Current (*F645)			65	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current (*F645)			80	mA	Max	V <sub>O</sub> = LOW, V <sub>IN</sub> = 0.2V
I <sub>CCZ</sub>	Power Supply Current (*F645)			90	mA	Max	V <sub>O</sub> = HIGH Z

### 'F640 AC Electrical Characteristics:


Symbol	Parameter	74F			74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A Input to B Output	2.5 2.0		7.5 7.0	2.0 2.0	8.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay B Input to A Output	2.5 2.0		7.5 7.0	2.0 2.0	8.0 7.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time $\overline{OE}$ Input to A Output	2.5 2.5		7.5 8.0	2.0 2.0	9.0 8.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time $\overline{OE}$ Input to A Output	1.5 1.5		7.0 6.0	1.0 1.5	7.5 6.0	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time $\overline{OE}$ Input to B Output	2.5 2.5		7.5 8.0	2.0 2.0	9.0 8.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time $\overline{OE}$ Input to B Output	1.5 1.5		7.0 6.0	1.0 1.5	7.5 6.0	

### 'F645 AC Electrical Characteristics:

Symbol	Parameter	74F			74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A Input to B Output	1.5 2.0		6.0 7.0	1.5 2.0	7.0 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay B Input to A Output	1.5 2.0		6.0 7.0	1.5 2.0	7.0 7.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time $\overline{OE}$ Input to A Output	2.5 2.5		8.0 8.5	2.0 2.0	9.0 8.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time $\overline{OE}$ Input to A Output	1.5 1.0		7.0 5.5	1.0 1.0	8.0 5.5	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time $\overline{OE}$ Input to B Output	2.5 2.5		7.5 8.5	2.0 2.5	9.5 9.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time $\overline{OE}$ Input to B Output	1.5 1.0		6.5 5.5	1.0 1.0	7.5 5.5	


## Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:






**Physical Dimensions** inches (millimeters)



**20-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)  
NS Package Number M20B**

M20B (REV. F)

**Physical Dimensions** inches (millimeters) (Continued)



**20-Lead (0.300" Wide) Molded Dual-In-Line Package (P)  
NS Package Number N20A**

N20A (REV G)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
19th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.