SN54F573, SN74F573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDFS011A – MARCH 1987 – REVISED OCTOBER 1993

SN54F573 ... J PACKAGE SN74F573 ... DW OR N PACKAGE

(TOP VIEW)

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'F573 are transparent D-type latches. While the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a highimpedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54F573 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74F573 is characterized for operation from 0°C to 70°C.

(each latch)										
	INPUTS	OUTPUT								
OE	LE	D	Q							
L	Н	Н	Н							
L	Н	L	L							
L	L	Х	Q ₀							
н	Х	Х	Z							

FUNCTION TABLE

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




_	
4 C 🗆	5Q
151	50
	0.00

16 4Q

14 🛛 6Q

2Q



SN54F573 . . . FK PACKAGE (TOP VIEW)

1 20 19

18

17 3Q

ଟ ଟାଳ >ୁ ଘ

9 10 11 12 13

GND

3 2

3D 🗌

6D 🛛 7

8 🛛

4D 🛛 5

5D 6

7D

4




Copyright © 1993, Texas Instruments Incorporated


SN54F573, SN74F573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Input current range	1.2 V to 7 V
Voltage range applied to any output in the disabled or power-off state	
Voltage range applied to any output in the high state	$\dots \dots -0.5$ V to V _{CC}
Current into any output in the low state: SN54F573	40 mÅ
SN74F573	48 mA
Operating free-air temperature range: SN54F573	55°C to 125°C
SN74F573	0°C to 70°C
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F573			SN74F573			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 3			- 3	mA
IOL	Low-level output current			20			24	mA
ТА	Operating free-air temperature	-55		125	0		70	°C



SN54F573, SN74F573 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54F573			SN74F573			LINUT
PARAMETER	IES	OT CONDITIONS	ΜΙΝ ΤΥΡ [†] ΜΑΧ			MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V
	V _{CC} = 4.5 V	I _{OH} = – 1 mA	2.5	3.4		2.5	3.4		v
VOH	VCC = 4.5 V	I _{OH} = – 3 mA	2.4	3.3		2.4	3.3		
	V _{CC} = 4.75 V,	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
Ve		I _{OL} = 20 mA		0.3	0.5				0.5 V
VOL	$V_{CC} = 4.5 V$	I _{OL} = 24 mA					0.35	0.5	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μΑ
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50			-50	μΑ
l	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
IIН	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μΑ
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.5 V			- 0.6			- 0.6	mA
los‡	V _{CC} = 5.5 V,	$V_{O} = 0$	-60		-150	-60		-150	mA
ICCZ	V _{CC} = 5.5 V,	See Note 2		38	55		38	55	mA

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡]Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I_{CCZ} is measured with \overline{OE} at 4.5 V and all other inputs grounded.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C ′F573		SN54F573		SN74F573		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	6		6		6		ns
t _{su}	Setup time, data before LE \downarrow	2		2		2		ns
t _h	Hold time, data after LE \downarrow	3		3		3		ns

switching characteristics (see Note 3)

PARAMETER	FROM TO (INPUT) (OUTPUT)		C _I RI	CC = 5 V L = 50 p L = 500 9 A = 25°C	F, Ω,	CL RL	= 50 pF = 500 Ω		V,	UNIT
		, ,		′F573			F573	SN74F573		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	0	2	4.9	7	1.5	9	2.2	8	ns
^t PHL		Q	1.2	3.3	5	1	8	1.2	6	115
^t PLH	LE	0	4.2	8.6	11.5	3.7	13.5	4.2	13	ns
^t PHL		Q	2.2	4.8	7	1.5	9	2.2	8	115
^t PZH	ŌĒ	0	1.2	4.6	11	1	13	1.2	12	ns
^t PZL	ÛE	Q	1.2	5.2	7.5	1	10	1.2	8.5	115
^t PHZ	ŌĒ	Q	1.2	4.1	6.5	1	8.5	1.2	7.5	ns
^t PLZ		, v	1.2	3.4	6	1	7	1.2	6	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated