National Semiconductor

54F/74F219 64-Bit Random Access Memory with TRI-STATE® Outputs

General Description

The 'F219 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are TRI-STATE and are in the high-impedance state whenever the Chip Select (\overline{CS}) input is HIGH. The outputs are active only in the Read mode. This device is similar to the 'F189 but features non-inverting, rather than inverting, data outputs.

Features

- TRI-STATE outputs for data bus applications
- Buffered inputs minimize loading
- Address decoding on-chip
- Diode clamped inputs minimize ringing
- Available in SOIC (300 mil only)


Commercial	Military	Package Number	Package Description
74F219PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F219DL (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F219SC (Note 1)		M16B	16-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F219SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F219FL (Note 2)	W16A	16-Lead Cerpack
	54F219LL (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DLQB, FLQB and LLQB.

Logic Symbol

Connection Diagrams



© 1995 National Semiconductor Corporation TL/F/9500

RRD-B30M105/Printed in U. S. A.

November 1994


			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A ₀ -A ₃	Address Inputs	1.0/1.0	20 μA/−0.6 mA
CS	Chip Select Input (Active LOW)	1.0/2.0	20 μA/ – 1.2 mA
WE	Write Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
D ₀ -D ₃	Data Inputs	1.0/1.0	20 µA/−0.6 mA
D ₀ -D ₃ O ₀ -O ₃	TRI-STATE Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

Function Table

Inp	outs	Operation	Condition of Outputs				
CS	WE	operation	contaition of outputs				
L	L	Write	High Impedance				
L	н	Read	True Stored Data				
Н	Х	Inhibit	High Impedance				

 $\begin{array}{l} \mathsf{H} = \mathsf{HIGH} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{X} = \mathsf{Immaterial} \end{array}$

Block Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
−55°C to +175°C −55°C to +150°C
-0.5V to +7.0V
-0.5V to $+7.0V$
-30 mA to $+5.0$ mA
$-$ 0.5V to V $_{CC}$ $-$ 0.5V to +5.5V

Current Applied to Output in LOW State (Max)

twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +100°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics


Symbol	Parameter		54F/74F			Units	v _{cc}	Conditions	
Symbol	Farane		Min	Тур	Max	Units	VCC	conditions	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signa	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
IIH	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
IIL	Input LOW Current				-0.6 -1.2	mA	Мах		
I _{OZH}	Output Leakage Curre	ent			50	μA	Max	$V_{OUT} = 2.7V$	
I _{OZL}	Output Leakage Curre	ent			-50	μΑ	Max	$V_{OUT} = 0.5V$	
I _{OS}	Output Short-Circuit (Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = 5.25V$	
ICC	Power Supply Curren	t		37	55	mA	Max		


		$74F \\ T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50 pF$			$54F$ $T_{A} = +100^{\circ}C$ $V_{CC} = Mil$ $C_{L} = 50 \text{ pF}$		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units
Symbol	Parameter								
		Min	Тур	Max	Min	Max	Min	Мах	
t _{PLH} t _{PHL}	Access Time, HIGH or LOW A_n to O_n	10.0 8.0	18.5 13.5	26.0 19.0	9.0 8.0	32.0 23.0	10.0 8.0	27.0 20.0	ns
t _{PZH} t _{PZL}	Access Time, HIGH or LOW $\overline{\text{CS}}$ to O _n	3.5 5.0	6.0 9.0	8.5 13.0	3.5 5.0	10.5 15.0	3.5 5.0	9.5 14.0	ns
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW CS to O _n	2.0 3.0	4.0 5.5	6.0 8.0	2.0 2.5	8.0 10.0	2.0 3.0	7.0 9.0	- 115
t _{PZH} t _{PZL}	Write Recovery Time HIGH or LOW, WE to O _n	6.5 6.5	20.0 11.0	28.0 15.5	6.5 6.5	37.5 17.5	6.5 6.5	29.0 16.5	ne
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW WE to O _n	4.0 5.0	7.0 9.0	10.0 13.0	3.5 5.0	12.0 15.0	4.0 5.0	11.0 14.0	_ ns


AC Operating Requirements


		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	$74F$ $T_{A}, V_{CC} = Com$		Units
Symbol	Parameter			T _A = + V _{CC} =				
		Min	Max	Min	Max	Min	Max	
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n to WE	0		0 0		0 0		- ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to WE	2.0 2.0		2.0 2.0		2.0 2.0		113
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to WE	10.0 10.0		11.0 11.0		10.0 10.0		- ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to WE	0 0		2.0 2.0		0 0		
t _s (L)	Setup Time, LOW CS to WE	0		0		0		- ns
t _h (L)	Hold Time, LOW CS to WE	6.0		7.5		6.0		
t _w (L)	WE Pulse Width, LOW	6.0		15.0		6.0		ns

4









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.