

# 74F114 **Dual JK Negative Edge-Triggered Flip-Flop** with Common Clocks and Clears

## **General Description**

The 'F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$  prevents clocking and forces Q or Q HIGH, respectively. Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$  HIGH.

Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of Clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$ makes both Q and  $\overline{\mathbf{Q}}$  HIGH


#### **Features**


■ Guaranteed 4000V minimum ESD protection

Commercial	Package Number	Package Description				
74F114PC	N14A	14-Lead (0.300" Wide) Molded Dual-In-Line				
74F114SC (Note 1)	M14A	14-Lead (0.150" Wide) Molded Small Outline, JEDEC				

Note 1: Devices also available in 13" reel. Use suffix = SCX.


## **Logic Symbols**





TRI-STATE® is a registered trademark of National Semiconductor Corporation

### **Connection Diagram**



TI /F/9474-1

# Unit Loading/Fan Out

		74F			
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
CP	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 μA/ – 4.8 mA		
	Direct Clear Input (Active LOW)	1.0/10.0	20 μA/ – 6.0 mA		
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20 μA/-3.0 mA		
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA		


#### **Truth Table**

		Outputs				
$\overline{S}_D$	$\overline{c}_{D}$	CP	J	K	Q	Q
L	Н	Χ	Х	Х	Н	L
Н	L	X	Χ	Χ	L	Н
L	L	X	Χ	Χ	Н	Н
Н	Н	$\overline{}$	h	h	$\overline{Q}_0$	$Q_0$
Н	Н	$\sim$	I	h	L	Н
Н	Н	$\overline{}$	h	ı	Н	L
Н	Н	$\overline{}$	1	I	$Q_0$	$\overline{Q}_0$

 $\begin{array}{ll} H = \mbox{HIGH Voltage Level} \\ L = \mbox{LOW Voltage Level} \\ X = \mbox{Immaterial} \\ \hline \sim = \mbox{HIGH-to-LOW Clock Transition} \\ \hline Q_0 \ (\overline{Q}_0) = \mbox{Before HIGH-to-LOW Transition of Clock} \end{array}$ 

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

# Logic Diagram (one half shown)



TL/F/9474-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$ 

V<sub>CC</sub> Pin Potential to

Ground Pin -0.5V to +7.0V
Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# Recommended Operating Conditions

Free Air Ambient Temperature

Commercial 0°C to +70°C

Supply Voltage

Commercial +4.5V to +5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter		74F		Units	v <sub>cc</sub>	Conditions		
Syllibol	Faranie	tei	Min	Тур	Max	Ullits	VCC	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
$V_{IL}$	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
$V_{CD}$	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
$V_{OH}$	Output HIGH Voltage	74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	74F 10% V <sub>CC</sub>			0.5	٧	Min	$I_{OL} = 20 \text{ mA}$	
I <sub>IH</sub>	Input HIGH Current	74F			5.0	μΑ	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	74F			7.0	μΑ	Max	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output High Leakage Current	74F			50	μΑ	Max	$V_{OUT} = V_{CC}$	
$V_{\text{ID}}$	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
l <sub>IL</sub>	Input LOW Current				-0.6 -3.0 -4.8 -6.0	mA	Max	$\begin{split} &V_{ N} = 0.5V  (J_n, K_n) \\ &V_{ N} = 0.5V  (\overline{S}_{Dn}) \\ &V_{ N} = 0.5V  (C\overline{P}) \\ &V_{ N} = 0.5V  (\overline{C}_{Dn}) \end{split}$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CCH</sub>	Power Supply Current			12.0	19.0	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			12.0	19.0	mA	Max	$V_O = LOW$	

#### **AC Electrical Characteristics**


			74F		74F		Units
Symbol	Parameter		$egin{array}{ll} T_{ extsf{A}} &= +25^{\circ}  extsf{C} \ V_{ extsf{CC}} &= +5.0^{\circ} \ C_{ extsf{L}} &= 50  ext{ pF} \end{array}$	V	T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	75	95		70		MHz
t <sub>PLH</sub>	Propagation Delay $\overline{CP}$ to $\overline{Q}_n$ or $\overline{Q}_n$	3.0 3.0	5.0 5.5	6.5 7.5	3.0 3.0	7.5 8.5	ns
t <sub>PLH</sub>	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{Q}_n$ or $\overline{Q}_n$	3.0 3.0	4.5 4.5	6.5 6.5	3.0 3.0	7.5 7.5	ns

# **AC Operating Requirements**


		7	4F	74F T <sub>A</sub> , V <sub>CC</sub> = Com		Units
Symbol	Parameter		+ 25°C + 5.0V			
		Min	Max	Min	Max	
t <sub>s</sub> (H)	Setup Time, HIGH or LOW J <sub>n</sub> or K <sub>n</sub> to <del>CP</del>	4.0 3.0		5.0 3.5		ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW J <sub>n</sub> or K <sub>n</sub> to CP	0		0		115
t <sub>w</sub> (H)	CP Pulse Width HIGH or LOW	4.5 4.5		5.0 5.0		ns
t <sub>w</sub> (L)	C  C  C  C  C  C  C  C  C  C  C  C  C	4.5		5.0		ns
t <sub>rec</sub>	Recovery Time S <sub>Dn</sub> , C <sub>Dn</sub> , to CP	4.0		5.0		ns


#### **Ordering Information**


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:












14-Lead (0.150" Wide) Molded Small Outline Package (S) NS Package Number M14A

# Physical Dimensions inches (millimeters) (Continued)



14-Lead (0.150" Wide) Molded Dual-In-Line Package (P) NS Package Number N14A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408