

54ACT/74ACT825 8-Bit D Flip-Flop

General Description

The 'ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface. The 'ACT825 has noninverting outputs and is fully compatible with AMD's Am29825.

Features

- Outputs source/sink 24 mA
- Inputs and outputs are on opposite sides
- 'ACT825 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'ACT825: 5962-91611

Logic Symbols **Connection Diagrams** Pin Assignment for DIP, Flatpak and SOIC IEEE/IEC ŌĒ₁ -v_{cc} 0E1-24 D₀ D₁ D₂ D₃ D₄ D₅ D₆ D₇ 0E₁ 0E2 ΕN 0E2-23 - OE₃ 2 0E₂ 0 0E3 D₀· 3 22 00 0E3 CLR D₁ 21 -0₁ CLR ĒN G1 D₂· 20 -0₂ CP СР **>** 1C2 19 -0₃ D3. 6 ٦N 00 01 $0_2 \ 0_3 \ 0_4 \ 0_5$ 06 0--04 18 D4 Do 2D ⊳ Δ • 0₀ D₅· 17 -0₅ D1 01 8 TL/F/9895-1 16 D₆ ٩ -0₆ D_2 02 D₇• 10 15 -07 D₃ 03 CLR -11 14 - EN D₄ 04 D_5 GND · 12 13 - CP 05 D₆ 06 TL/F/9895-2 • 0₇ D7 TL/F/9895-3 Pin Assignment for LCC **Pin Names** Description $D_{0} - D_{7}$ Data Inputs Data Outputs O₀-O₇ $\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$ **Output Enables** D₇ 12 ĒΝ Clock Enable CLR 13 GND 14 CLR Clear CP Clock Input NC 15 CP 16 EN 17 0₇ 18 28 V_{CC} 27 OE₃ 26 O₀ 19 20 21 22 23 24 25 06 05 04 NC 03 02 01 TL/F/9895-4 FACT™ is a trademark of National Semiconductor. TRI-STATE® is a registered trademark of National Semiconductor Corporation.

54ACT/74ACT825 8-Bit D Flip-Flop

March 1993

© 1995 National Semiconductor Corporation TL/F/9895

RRD-B30M75/Printed in U. S. A.

Functional Description

The 'ACT825 consists of eight D-type edge-triggered flipflops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE}_1 , \overline{OE}_2 and \overline{OE}_3 LOW, the contents of the flip-flops are available at the outputs. When one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the outputs go to the high impedance state.

Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops. The 'ACT825 has Clear ($\overline{\text{CLR}}$) and Clock Enable ($\overline{\text{EN}}$) pins. These pins are ideal for parity bus interfacing in high performance systems.

When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

			F	unction Ta	able		
		Inputs			Internal	Output	Function
ŌE	CLR	EN	СР	Dn	Q	0	Tanoton
н	Х	L		L	L	Z	High-Z
н	Х	L		н	Н	Z	High-Z
н	L	Х	Х	Х	L	Z	Clear
L	L	Х	Х	Х	L	L	Clear
н	н	н	Х	Х	NC	Z	Hold
L	н	н	Х	Х	NC	NC	Hold
н	н	L		L	L	Z	Load
н	н	L		н	Н	Z	Load
L	Н	L		L	L	L L	Load
L L	Н	L		н	н	н	Load

H = HIGH Voltage Level


L = LOW Voltage Level

X = ImmaterialZ = High Impedance

 \angle = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to 7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{\mbox{CC}}$ $+0.5V$
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V _O)	+0.5V
DC Output Source or Sink Current (IO)	\pm 50 mA
DC V _{CC} or Ground Current	
Per Output Pin (I _{CC} or I _{GND})	\pm 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (T _J)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Recommended Operating Conditions

Supply Voltage (V _{CC}) 'ACT	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A) 74ACT 54ACT	-40°C to +85°C -55°C to +125°C
$\begin{array}{l} \mbox{Minimum Input Edge Rate } (\Delta V/\Delta t) \\ \mbox{'ACT Devices} \\ \mbox{V}_{IN} \ from \ 0.8V \ to \ 2.0V \\ \mbox{V}_{CC} \ @ \ 4.5V, \ 5.5V \end{array}$	125 mV/ns

					54ACT	74ACT	Units	Conditions	
Symbol	Parameter	V _{CC} (V)			T _A = −55°C to +125°C	T _A = −40°C to +85°C			
			Тур		Guaranteed L	imits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$\label{eq:VOUT} \begin{split} V_{OUT} &= 0.1V \\ \text{or} \ V_{CC} - 0.1V \end{split}$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8		$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{OH} -24 \text{ mA}$ -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \ \mu A$	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ I_{OL} \qquad 24 \text{ mA} \\ 24 \text{ mA} \end{array}$	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_{I} = V_{CC}$, GND	
I _{OZ}	Maximum TRI-STATE Current	5.5		±0.5	±10.0	\pm 5.0	μA	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$	
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I _{OLD}	†Minimum Dynamic				50	75	mA	$V_{OLD} = 1.65V Max$	
I _{OHD}	Output Current	5.5			-50	-75	mA	$V_{OHD} = 3.85V$ Min	
ICC	Maximum Quiescent Supply Current	5.5		8.0	160	80	μΑ	$V_{IN} = V_{CC}$ or GND	

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} limit for 54ACT @ 25°C is identical to 74ACT @ 25°C.

Symbol		V _{CC} * (V)	$\label{eq:TACT} \begin{array}{l} \textbf{T}_{\textbf{A}}=\ +25^{\circ}\textbf{C}\\ \textbf{C}_{\textbf{L}}=\ 50\ \textbf{pF} \end{array}$			$54ACT$ $T_A = -55^{\circ}C$ to + 125^{\circ}C $C_L = 50 \text{ pF}$		$74ACT$ $T_A = -40^{\circ}C$ to +85^{\circ}C $C_L = 50 \text{ pF}$		Units
	Parameter									
			Min	Тур	Max	Min	Max	Min	Мах	
f _{max}	Maximum Clock Frequency	5.0	120	158		95		109		MHz
t _{PLH}	Propagation Delay CP to O _n	5.0	1.5	5.5	9.5	1.5	11.5	1.5	10.5	ns
t _{PHL}	Propagation Delay CP to O _n	5.0	2.0	5.5	9.5	1.5	11.5	1.5	10.5	ns
t _{PHL}	Propagation Delay CLR to O _n	5.0	2.5	8.0	13.5	1.5	18.0	2.0	15.5	ns
t _{PZH}	Output Enable Time \overline{OE} to O_n	5.0	1.5	6.0	10.5	1.5	11.5	1.5	11.5	ns
t _{PZL}	Output Enable Time \overline{OE} to O_n	5.0	2.0	6.5	11.0	1.5	12.5	1.5	12.0	ns
t _{PHZ}	Output Disable Time OE to O _n	5.0	1.5	6.5	11.0	1.5	13.5	1.5	12.0	ns
t _{PLZ}	Output Disable Time OE to On	5.0	1.5	6.0	10.5	1.5	13.0	1.5	11.5	ns

*Voltage Range 5.0 is 5.0V $\pm 0.5V$


AC Operating Requirements


			74/	АСТ	54ACT	74ACT	
Symbol	Parameter	V _{CC} * (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		T _A = −55°C to + 125°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF	Units
			Тур		Guaranteed Mini	mum	
ts	Setup Time, HIGH or LOW D _n to CP	5.0	0.5	2.5	4.0	2.5	ns
t _h	Hold Time, HIGH or LOW D _n to CP	5.0	0	2.5	2.5	2.5	ns
ts	Setup Time, HIGH or LOW EN to CP	5.0	0	2.0	4.0	2.5	ns
t _h	Hold Time, HIGH or LOW EN to CP	5.0	0	1.0	2.0	1.0	ns
tw	CP Pulse Width HIGH or LOW	5.0	2.5	4.5	6.0	5.5	ns
tw	CLR Pulse Width, LOW	5.0	3.0	5.5	7.0	5.5	ns
t _{rec}	CLR to CP Recovery Time	5.0	1.5	3.5	4.5	4.0	ns


*Voltage Range 5.0 is 5.0V $\pm 0.5V$


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation Capacitance	44	pF	$V_{CC} = 5.0V$









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.