SN54ACT240, SN74ACT240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCAS515C - JUNE 1995 - REVISED OCTOBER 2002 4.5-V to 5.5-V V_{CC} Operation Max t_{pd} of 8.5 ns at 5 V Inputs Accept Voltages to 5.5 V Inputs Are TTL Compatible SN54ACT240 ... FK PACKAGE SN54ACT240 ... J OR W PACKAGE SN74ACT240 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW) (TOP VIEW) 1OE 20 🛛 V<u>cc</u> 1A1 [19 20E 2 20 19 2 1A2 18 1Y1 18 1Y1 2Y4 🛛 3 2Y3 5 17 2A4 1A2 🛛 4 17 🛛 2A4 1A3 6 16 1Y2 2Y3 🛛 5 16 1Y2 2Y2 Π7 15 2A3 1A3 [15 2A3 6 1A4 14 1Y3 8 2Y2 17 14 1Y3 9 10 11 12 13 1A4 🛛 8 13 2A2 2Y1 GND 2A1 1Y4 2A2 12] 1Y4 2Y1 9 GND 11 🛛 2A1

description/ordering information

10

These octal buffers and line drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'ACT240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When $\overline{\mathsf{OE}}$ is low, the device passes inverted data from the A inputs to the Y outputs. When $\overline{\mathsf{OE}}$ is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\mathsf{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKAGE	<u>=</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N Tube		SN74ACT240N	SN74ACT240N		
	SOIC - DW	Tube	SN74ACT240DW	ACT240		
-40°C to 85°C	50IC - DW	Tape and reel	SN74ACT240DWR	AC1240		
	SOP – NS	Tape and reel	SN74ACT240NSR	ACT240		
	SSOP – DB	Tape and reel	SN74ACT240DBR	AD240		
	TSSOP – PW	Tape and reel	SN74ACT240PWR	AD240		
	CDIP – J	Tube	SNJ54ACT240J	SNJ54ACT240J		
–55°C to 125°C	CFP – W	Tube	SNJ54ACT240W	SNJ54ACT240W		
	LCCC – FK	Tube	SNJ54ACT240FK	SNJ54ACT240FK		

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ACT240, SN74ACT240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS515C – JUNE 1995 – REVISED OCTOBER 2002

FUNCTION TABLE (each buffer)									
INPUTS OUTPUT									
OE	Α	Y							
L	Н	L							
L	L	Н							
Н	Х	Z							

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, V _O (see Note 1)		–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$).		±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _C		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	-	±50 mA
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ_{JA} (see Note 2)	: DB package	
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS515C - JUNE 1995 - REVISED OCTOBER 2002

recommended operating conditions (see Note 3)

		SN54ACT240		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		8		8	ns/V
ТĄ	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	N.s.s.	T,	A = 25°C	;	SN54ACT240		SN74ACT240		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Maria		4.5 V	4.4	4.49		4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
	I _{ОН} = -24 mA	4.5 V	3.86			3.7		3.76		V
VOH	OH = -24 MA	5.5 V	4.86			4.7		4.76		v
	I _{OH} = -50 mA [†]	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	v
		5.5 V		0.001	0.1		0.1		0.1	
	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
VOL		5.5 V			0.36		0.5		0.44	
	I _{OL} = 50 mA [†]	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μA
lı	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		80		40	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2.5						pF
Co	V _I = V _{CC} or GND	5 V		8						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

[±] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



SN54ACT240, SN74ACT240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS


SCAS515C - JUNE 1995 - REVISED OCTOBER 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 $\overline{V} \pm 0.5$ V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	ק = 25°C	;	SN54A	CT240	SN74A	CT240	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A	v	1.5	6	8.5	1	9.5	1.5	9.5	ns
^t PHL		T	1.5	5.5	7.5	1	9	1.5	8.5	115
^t PZH		Y	1.5	7	8.5	1	10	1	9.5	-
^t PZL	OE		2	7	9.5	1	11.5	1.5	10.5	ns
^t PHZ	OE	v	2	8	9.5	1	11	2	10.5	
^t PLZ	OE	T	2.5	6.5	10	1	11.5	2	10.5	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER		TEST CON	TYP	UNIT	
C _{pd}	Power dissipation capacitance per buffer/driver	C _L = 50 pF,	f = 1 MHz	45	pF



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated