


TC74ACT109 Dual J-K̄ Flip-Flop with Preset and Clear


Features:

- **High Speed:** $f_{max} = 185\text{MHz}$ (typ.) at $V_{CC} = 5\text{V}$
- **Low Power Dissipation:** $I_{CC} = 4\mu\text{A}$ (max.) at $T_a = 25^\circ\text{C}$
- **Compatible with TTL Outputs:** $V_{IL} = 0.8\text{V}$ (max.)
 $V_{IH} = 2\text{V}$ (min.)
- **Symmetrical Output Impedance:** $I_{OH} = I_{OL} = 24\text{mA}$ (min.). Capability of driving 50Ω transmission lines.
- **Balanced Propagation Delays:** $t_{pLH} = t_{pHL}$
- **Pin and Function Compatible with 74F109**
- **Available in 16-pin DIP and 150 mil SOIC**

IEC Logic Symbol



Pin Assignment



The TC74ACT109 is an advanced high speed CMOS DUAL J-K̄ FLIP-FLOP fabricated with silicon gate and double-layer metal wiring C²MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL, while maintaining the CMOS low power dissipation.

These devices may be used as a level converter for interfacing TTL or NMOS to high speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

In accordance with the logic level given the J and K̄ inputs, this device changes state on positive going transition of the clock pulse. CLEAR and PRESET are independent of the corresponding input.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Truth Table

INPUTS					OUTPUTS		FUNCTION
CLR	PR	J	K	CK	Q	Q̄	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	—
H	H	L	H		Q _n	Q̄ _n	NO CHANGE
H	H	L	L		L	H	—
H	H	H	H		H	L	—
H	H	H	L		Q̄ _n	Q _n	TOGGLE
H	H	X	X		Q _n	Q̄ _n	NO CHANGE

X: Don't Care

Absolute Maximum Ratings

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5-7.0	V
DC Input Voltage	V_{IN}	-0.5- $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5- $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 50	mA
DC Output Current	I_{OIT}	± 50	mA
DC V_{CC} /Ground Current	I_{CC}	± 100	mA
Power Dissipation	P_D	500 (DIP) */180 (SOP)	mW
Storage Temperature	T_{stg}	-65-150	$^{\circ}\text{C}$
Lead Temperature 10sec	T_L	300	$^{\circ}\text{C}$

* 500mW in the range of $T_a = -40^{\circ}\text{C}$ - 65°C .
From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of
-10mW/ $^{\circ}\text{C}$ should be applied up to 300mW.

Recommended Operating Conditions


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5-5.5	V
Input Voltage	V_{IN}	0- V_{CC}	V
Output Voltage	V_{OUT}	0- V_{CC}	V
Operating Temperature	T_{opr}	-40-85	$^{\circ}\text{C}$
Input Rise and Fall Time	dt/dv	0 - 10	ns/v

DC Electrical Characteristics

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40-85^{\circ}\text{C}$		UNIT		
			V_{CC}	Min.	Typ.	Max.	Min.		Max.	
High-Level Input Voltage	V_{IH}	—	4.5-5.5	2.0	—	—	2.0	—	V	
			4.5-5.5	2.0	—	—	2.0	—		
			4.4-5.5	2.0	—	—	2.0	—		
Low-Level Input Voltage	V_{IL}	—	4.5-5.5	—	—	0.8	—	0.8	V	
			4.5-5.5	—	—	0.8	—	0.8		
			4.4-5.5	—	—	0.8	—	0.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50\mu\text{A}$	4.5	4.4	4.5	—	4.4	—	V
			$I_{OH} = -24\text{mA}$	4.5	3.94	—	—	3.80	—	
			$I_{OH} = -75\text{mA}^*$	5.5	—	—	—	3.85	—	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50\mu\text{A}$	4.5	—	0.0	0.1	—	0.1	V
			$I_{OL} = 24\text{mA}$	4.5	—	—	0.36	—	0.44	
			$I_{OL} = 75\text{mA}^*$	5.5	—	—	—	—	1.65	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	—	—	± 0.1	—	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	—	—	4.0	—	40.0	mA	
	ΔI_{CC}	Per Input: $V_{IN} = 3.4\text{V}$ Other Input: V_{CC} or GND	5.5	—	—	1.35	—	1.5		
			5.5	—	—	1.35	—	1.5		

* This spec indicates the capability of driving 50Ω transmission lines.
One output should be tested at a time for a 10ms maximum duration.

System Diagram



Timing Requirements (Input $t_r = t_f = 3ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C		Ta = -40-85°C		UNIT
			Vcc	Typ.	Max.	Max.	
Minimum Pulse Width (CK)	$t_{w(L)}$ $t_{w(H)}$	—	5.0 ± 0.5	—	5.0	5.0	ns
			5.0 ± 0.5	—	5.0	5.0	
Minimum Pulse Width (CLR, PR)	$t_{w(L)}$	—	5.0 ± 0.5	—	5.0	5.0	
			5.0 ± 0.5	—	5.0	5.0	
Minimum Set-up Time	t_s	—	5.0 ± 0.5	—	5.0	5.0	
			5.0 ± 0.5	—	5.0	5.0	
Minimum Hold Time	t_h	—	5.0 ± 0.5	—	2.0	2.0	
			5.0 ± 0.5	—	2.0	2.0	
Minimum Removal Time (CLR, PR)	t_{rem}	—	5.0 ± 0.5	—	3.0	3.0	
			5.0 ± 0.5	—	3.0	3.0	

AC Electrical Characteristics ($C_L = 50\text{pF}$, $R_L = 500\Omega$, Input $t_r = t_f = 3\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C			Ta = -40-85°C		UNIT	
			V _{CC}	Min.	Typ.	Max.	Min.		Max.
Propagation Delay Time (CK-Q, \bar{Q})	t_{pLH} t_{pHL}	—	5.0±0.5	—	6.1	10.4	1.0	11.4	ns
			5.0±0.5	—	6.1	10.4	1.0	11.4	
Propagation Delay Time (CLR, PR-Q, \bar{Q})	t_{pLH} t_{pHL}	—	5.0±0.5	—	6.3	9.6	1.0	11.0	
			5.0±0.5	—	6.3	9.6	1.0	11.0	
Maximum Clock Frequency	f_{MAX}	—	5.0±0.5	85	160	—	85	—	MHz
			5.0±0.5	85	160	—	85	—	
Input Capacitance	C_{IN}	—	—	—	5	10	—	10	pF
Power Dissipation Capacitance	C_{PD}^1	—	—	—	30	—	—	—	

Note (1): C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: $I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2$ (per F/F).