- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
- Contains Six Flip-Flops With Single-Rail Outputs
- Buffered Inputs
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
  - Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers

#### **E OR M PACKAGE** (TOP VIEW) 16 V<sub>CC</sub> CLR 1Q **[**] 2 15 6Q 1D 🛮 3 14 **∏** 6D 2D $\Pi$ 4 13 T 5D 12 5Q 2Q 🛮 5 3D **[**] 6 11**Π** 4D 3Q [] 7 10 4Q GND []8 9 CLK

### description/ordering information

The CD74AC174 is a positive-edge-triggered D-type flip-flop with a direct clear  $(\overline{CLR})$  input and is designed for 1.5-V to 5.5-V V<sub>CC</sub> operation.

Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

#### ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC174E	CD74AC174E
−55°C to 125°C	SOIC – M	Tube	CD74AC174M	AC174M
	3010 - M	Tape and reel	CD74AC174M96	AC174W

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## FUNCTION TABLE (each flip-flop)


	INPUTS		OUTPUT
CLR	CLK	D	Q
L	Х	Х	L
Н	$\uparrow$	Н	Н
Н	$\uparrow$	L	L
Н	L	Χ	$Q_0$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	$-0.5$ V to 6 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 V or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1)	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O$ ( $V_O > 0$ V or $V_O < V_{CC}$ )	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V <sub>CC</sub> or GND	±150 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): E package	67°C/W
M package	73°C/W
Storage temperature range, T <sub>stq</sub>	$\dots$ –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

				T <sub>A</sub> = 25°C		C to ∘C	–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V <sub>CC</sub> = 1.5 V	1.2		1.2		1.2		
ViH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		3.85		
		V <sub>CC</sub> = 1.5 V		0.3		0.3		0.3	V
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9		0.9	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		1.65	
٧ <sub>I</sub>	Input voltage		0	VCC	0	VCC	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		-24		-24		-24	mA
loL	Low-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		24		24		24	mA
Δt/Δν	langet transition rise or fall rate	V <sub>CC</sub> = 1.5 V to 3 V		50		50		50	ns/V
ΔυΔν	Input transition rise or fall rate	V <sub>CC</sub> = 3.6 V to 5.5 V		20		20		20	115/V

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCHS346 - APRIL 2003

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	DITIONS	Vcc	T <sub>A</sub> = 2	25°C	–55°0 125		–40°( 85°		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX			
			1.5 V	1.4		1.4		1.4				
		$I_{OH} = -50  \mu A$	3 V	2.9		2.9		2.9				
			4.5 V	4.4		4.4		4.4				
Voн	VOH VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V		
		$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8				
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85						
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85				
		I <sub>OL</sub> = 50 μA			1.5 V		0.1		0.1		0.1	
			3 V		0.1		0.1		0.1			
			4.5 V		0.1		0.1		0.1			
VOL	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5		0.44	V		
		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44			
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65					
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65			
lį	$V_I = V_{CC}$ or GND		5.5 V		±0.1		±1		±1	μΑ		
Icc	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μΑ		
Ci					10		10		10	pF		

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 1.5 V (unless otherwise noted)

			–55° 125		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			8		9	MHz
	Pulse duration	CLR low	50		44		no
t <sub>W</sub>		CLK high or low	65		57		ns
t <sub>su</sub>	Setup time before CLK↑	Data	2		2		ns
th	Hold time, data after CLK↑		38		33		ns
t <sub>rec</sub>	Recovery time, before CLK↑	CLR↑	1.5		1.5		ns



### CD74AC174 HEX D-TYPE FLIP-FLOP WITH CLEAR

SCHS346 - APRIL 2003

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

			–55° 125				UNIT	
			MIN	MAX	MIN	MAX		
fclock	Clock frequency			68		77	MHz	
	, Pulse duration		CLR low	5.6		4.9		
t <sub>W</sub>		CLK high or low	7.3		6.4		ns	
t <sub>su</sub>	Setup time before CLK↑	Data	2		2		ns	
th	Hold time, data after CLK↑		4.2	·	3.7	·	ns	
t <sub>rec</sub>	Recovery time, before CLK↑	CLR↑	1.5		1.5		ns	

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

			–55° 125		–40°( 85°		UNIT
			MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency			95		108	MHz
	Pulse duration	CLR low	4		3.5		no
t <sub>W</sub>	ruise duration	CLK high or low	5.2		4.6		ns
t <sub>su</sub>	Setup time before CLK↑	Data	2		2		ns
th	Hold time, data after CLK↑		3		2.6		ns
t <sub>rec</sub>	Recovery time, before CLK↑	CLR↑	1.5		1.5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 1.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C UNIT		
	(1141 01)	(6611 61)	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			8		9		MHz
t <sub>PLH</sub>	CLK	Any O		169		154	nc
tPHL	CER	Any Q		169		154	ns
<sup>t</sup> PLH	CLR	Any Q		181		165	ne
t <sub>PHL</sub>	CLK	Ally Q		181		165	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (OUTPUT)		–55° 125		–40°0 85°		UNIT
	(1141 01)	(6611 61)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			68		77		MHz
<sup>t</sup> PLH	CLK	Any Q	4.7	18.9	4.9	17.2	no
t <sub>PHL</sub>	CLN		Ally Q	4.7	18.9	4.9	17.2
<sup>t</sup> PLH	CLR	Anv.O	5.1	20.3	5.2	18.5	nc
<sup>t</sup> PHL	CLR	Any Q	5.1	20.3	5.2	18.5	ns



SCHS346 - APRIL 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40°0 85°		UNIT
	(1141 01)	(6611 61)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			95		108		MHz
<sup>t</sup> PLH	CLK	Any Q	3.4	13.5	3.5	12.3	ns
<sup>t</sup> PHL	CER	Ally Q	3.4	13.5	3.5	12.3	115
<sup>t</sup> PLH	CLR	Any O	3.6	14.5	3.7	13.2	ns
<sup>t</sup> PHL	CLR	Any Q	3.6	14.5	3.7	13.2	115

### operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	37	pF



#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ . Phase relationships between waveforms are arbitrary.
  - D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
  - E. The outputs are measured one at a time with one input transition per measurement.
  - F. tpLH and tpHL are the same as tpd.
  - G. tpzL and tpzH are the same as ten.
  - H. tpLz and tpHz are the same as tdis.
  - I. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



### N (R-PDIP-T\*\*)

### 16 PINS SHOWN

### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

### D (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **8 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated