G HARRIS SEMICOND SECTOR

4302271 0025387 4 MM HAS 37E D


Technical Data

T-51-21-00

CD54/74AC14

CD54/74ACT14

Advance Information



FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT

Hex Inverting Schmitt Trigger

Type Features:

Operates with much slower than standard input rise and fall slew rates Exceptionally high noise immunity

The RCA CD54/74AC14 and CD54/74ACT14 each contain six inverting Schmitt Triggers in one package. These devices use the RCA ADVANCED CMOS technology

The CD74AC14 and CD74ACT14 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC14 and CD54ACT14, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.




Fig. 1 - Hysteresis definition and characteristic.


Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly
- reduced power consumption
- Balanced propagation delays AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
- Fanout to 15 FAST* ICs - Drives 50-ohm transmission lines

Greater noise immunity than standard inverters

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

TRUTH TABLE



L = Low Level

File Number 1984

95

c-11

T-51-21

Technical Data_

.....

CD54/74AC14 CD54/74ACT14 MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V _{oc})	6 V
DC OUTPUT DIODE CURRENT, I_{ox} (for $V_o < -0.5$ V or $V_o > V_{cc} + 0.5$ V)	mΑ
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_0 (for $V_0 > -0.5$ V or $V_0 < V_{cc} + 0.5$ V) ± 50 r	mA
DC Vac or GROUND CURRENT (Iac or Iano) ±100 m	A'
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -55 to +100°C (PACKAGE TYPE E)	nW
For T _A = +100 to +125°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 m	nW
For T _A = -55 to +70°C (PACKAGE TYPE M)	nW
For $T_A = +70$ to $\pm 125^{\circ}$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 m	nW
OPERATING-TEMPERATURE RANGE (T _A)	°C
STORAGE TEMPERATURE (Tstg)	°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum	
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only	°C
For up to 4 outputs per device, add \pm 25 mA for each additional output.	

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LiN	ITS	UNITS	
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range, V _{cc} *: (For T _A = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	vv	
DC Input or Output Voltage, VI, Vo	0	Vcc	. V	
Operating Temperature, TA	-55	+125	°C.	
Input Rise and Fall Slew Rate, dt/dv [†] : at 1.5 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0	150 20	mş/V ns/V	

*Unless otherwise specified, all voltages are referenced to ground. †5 Outputs switching $V_{cc} = 5 V$ Load = 5000, 50 pF $T_{a} = Full$ temperature range For AC14, V_I = 5,5 V sawtooth For ACT14, V_I = 3 V sawtooth

4302271 0025389 8 MAS 37E D recnnical Data

T-51-21 CD54/74AC14 CD54/74ACT14

STATIC ELECTRICAL CHARACTERISTICS: AC Series

•	· ·			1 - A		AMBIEN	Т ТЕМРЕ	RATURE	(T _A) - °(D'	
CHARACTERISTICS		TEST CONDITIONS		Vcc	+25		40 to +85		-55 to +125		UNITS
	•	V, (V)	l _o (mA)	(∀)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Positive-Going Threshold Voltage	Vr+			5	2.6	3.4	2.6	3.4.	2.6	3.4	۰v
Negative-Going Threshold Voltage	V _T -		-	5	1.6	2.4	1.6	2.4	1.6	2.4	v
Hysteresis Voltage	V _H	-		5	0.5	-	0.5	-	0.5		v
High-Level Output		•	-0.05	1.5	1.4		1.4		1.4	_	
Voltage Vон	Vr+	-0.05	3	2.9	-	2.9		2.9	_		
	-	or	-0.05	4.5	4.4	-	4.4	_	4.4	_	1.
		Vr	-4	3	2.58	-	2.48		2.4	_	v
			-24	4.5	3.94	_	3.8	_	3.7	—].
		#, * {	-75	5.5	—	— ·	3.85	_]
	-	···	-50	5,5		-	-	-	3.85	-]
Low-Level Output			0.05	1.5	—	0.1	-	0.1	_	0.1	
Voltage	Vol	V _T +	0.05	3	-	0.1		0.1 -		0.1	· .
		or	0.05	4.5		0.1		0.1		0.1	
		VT	12	3		0.36		0.44		0.5	: V
	-		24	4.5	. —	0.36	<u> </u>	0.44		0.5	1
		#, ∗ {	75	5,5				1.65			
		<u> </u>	50	5.5	·					1.65	
Input Leakage Current	h	Vcc or GND	_	5.5		±0.1		±1	_	±1	μA
Quiescent Supply Current,SSI	lcc	V _{cc} or GND	- 0	5.5		4		40		80	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9



C-13

T-51-21

Technical Data_

CD54/74AC14 CD54/74ACT14 STATIC ELECTRICAL CHARACTERISTICS: ACT Series

· · · · · · · · · · · · · · · · · · ·		•				AMBIENT	TEMPE	RATURE	(T _A) - °(5	
CHARACTERISTICS		TEST CONDITIONS		Vcc	+25		-40 to +85		-55 to +125		UNITS
•		V, (V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Positive-Going Threshold Voltage	ν _τ +			5	1.4	2	1.4	2	1.4	2	v
Negative-Going Threshold Voltage	V _T -			5	0.9	1.3	0.9	1.3	0.9	1,3	v
Hysteresis Voltage	VH		ŕ	-5	0.4		0.4	-	0.4	-	v
High-Level Output		Vr+	-0.05	4.5	4.4	-	4.4	-	4.4	_	
Voltage	Voн	or V⊤	-24	4.5	3.94	-	3.8	-	3.7	_] v
		#; * {	-75	5.5	—	-	3.85	-	-	-	} .
		<u>" </u>	-50	5.5	-		<u> </u>		3.85		
Low-Level Output		V _T +	0.05	4.5	_	0.1	-	0.1		0.1	ļ.
Voltage	· Vol	or V r	-24	4.5		0.36	_	0.44		0.5	1
		#, * {	75	5.5	·			1.65			- V
		. [#] ' [™] {	50	5.5		-		-		1.65	1
Input Leakage Current	. h	V _{cc} or GND	_ ·	5.5	-	±0.1	-	±1	-	±1	μA
Quiescent Supply Current,SSI	lcc	V _{cc} or GND	0	5.5	_	4	-	40	_	80	μA
Additional Quiescent Current per Input P TTL Inputs High 1 Unit Load		Vcc-2.1	_	4.5 to 5.5		2.4		2.8		3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. *Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
ALL	0.21
ti tait laad la Al I limit aaasifi	ad in Static Characteristics

Unit load is ∆lcc limit spe nı beitic

Chart, e.g., 2.4 mA max. @ 25°C.

HARRIS SEMICOND SECTOR

4302271 0025391 6 MAA 37E D · · · 68

____ Technical Data

CD54/74AC14 CD54/74ACT14

SWITCHING CHARACTERISTICS; AC Series; t,, t, = 3 ns, CL = 50 pF

			AM	BIENT TEM	PERATURE	E (TA) - °C		
CHARACTERISTICS	SYMBOL	······································	-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Input to Output	tpln- tpnl	5†	2.7	9.5	2.6	10.5	ПS	
Power Dissipation Capacitance	CPD§	-	45	Тур.	45	Тур.	pF	
Input Capacitance	Ci	-	-	10-		10	pF	


T-51-21

SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, CL = 50 pF

CHARACTERISTICS			AM	AMBIENT TEMPERATURE (TA) - °C				
	SYMBOL	V _{cc} (V)	-40 t	o +85	-55 to	+125	. UNITS	
		(V)	MIN.	MAX.	MIN.	MAX.		
Propagation Delays:	telh		3.7	13.2	3.6	14.5		
Input to Output	t _{PHL}	5†	2.4	8.6	2.4	9.5	ns	
Power Dissipation Capacitance	CPD§	<u> </u>	45	Тур.	45	Гур.	pF	
Input Capacitance	Ci			10	-	10	pF	

†5 V: min. İs @ 5.5 V max. is @ 4.5 V

 $\begin{array}{l} \label{eq:generalized_constraint} \$ C_{PD} \text{ is used to determine the dynamic power consumption, per gate.} \\ \text{For AC series: } P_D = V_{cc}{}^2 f_i \left(C_{PD} + C_L \right) \\ \text{For ACT series: } P_D = V_{cc}{}^2 f_i \left(C_{PD} + C_L \right) + V_{Cc} \Delta I_{cc} \text{ where } f_i = \text{input frequency} \\ C_L = \text{output load capacitance} \\ V_{cc} = \text{supply voltage.} \end{array}$



· ·	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 Vcc	1.5 V
Output Switching Voltage, Vs	0.5 Vcc	0.5 Vcc


Fig. 1 - Propagation delay times and test circuit.

D-01



Dimensional Outlines

Dual-In-Line Plastic Packages



(E) Suffix (JEDEC MS-001-AC) 14-Lead Dual-In-Line Plastic Package

SYMBOL	INC	CHES	MILLIM	ETERS	
STMBUL	MIN.	MAX.	MIN.	MAX.	NOTES
•		0.210	_	5.33	9
A1	0.015		0.39	-	9
A ₂	0.115	0.195	2.93	4.95	
8	0.014	0.022	0.358	0.558	
B ₁	0.045	0.070	1.15	1.77	3
c	0.008	0.015	0.204	0.381	
D	0.725	0.795	18.42	20.19	4
D ₁	0.005	-	0.13	-	12
ε	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6.7
•	0.10	0 BSC	.2.54	BSC	8
•	0.30	0 8SC	7.62 BSC		9
•B	-	0.430	-	10.92	10
L	0.115	0.160	2.93	4.06	9
N		14	1	4	11

Notes:

1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered, and standard outlines, In Section 2.2.

T•90-7.0

- 2. Protrusions (flash) on the base plane surface shall not exceed 0.010 in. (0.25 mm).
- 3. The dimension shown is for full leads. "Half" leads are optional at lead positions <u>N</u> <u>N</u>+1.

1, N, 2 2

- 4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 in. (0.25 mm).
- 5. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- 6. Dimension E1 does not include mold flash or protrusions. 7. Package body and leads shall be symmetrical around center line shown in end view.
- 8. Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- 9. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 in. (0.25 mm) diameter for dimension eA.
- 10. eg is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- 11. N is the maximum number of lead positions.
- 12. Dimension D1 at the left end of the package must equal dimension D1 at the right end of the package within 0.030 In. (0.76 mm).
- 13. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

(E) Suffix (JEDEC MS-001-AA) 16-Lead Dual-In-Line Plastic Package

SYMBOL	INC	HES	MILLIM	ETERS	
	MIN.	MAX.	MIN.	MAX.	NOTES
A	-	0.210	-	5.33	9
A1	0.015		0.39	-	9
A2	0.115	0.195	2.93	4.95	
В	0.014	0.022	0.356	0.558	
8 ₁	0.045	0.070	1.15	1.77	3
С	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	4
D1	0.005	_	0.13	-	12
E	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6, 7
•	0.10	0 BSC	2.54	BSC	8
*A	0.30	0 BSC	7.62	BSC	9
•8	-	0.430	-	10.92	10
L	0.115	0.160	2.93	4.06	9
N		16	1	6	11

20-Lead Dual-In-Line Plastic Package

(E) Suffix (JEDEC MS-001-AE)

SYMBOL	IN	CHES	MILLIM	ETERS	1
	MIN.	MAX.	MIN.	MAX.	NOTES
	-	0.210	-	5.33	9
A1	0.015	-	0.39	_	9
A2	0.115	0.195	2.93	4.95]
В	0.014	0.022	0.356	0.558	· ·
8 ₁	0.045	0.070	1.15	1.77	3 -
С	0.008	0.015	0.204	0.381	
D	0.925	1.060	23.5	26.9	4
D ₁	0.005	-	0.13	-	12
E	0.300	0.325	7.62	8.25	. 5
Ε1	0.240	0.280	6.10	7.11	6, 7
•	0.10	0 BSC	2.54	BSC	8
*A	0.30	0 BSC	7.62	7.62 BSC	
•8		0.430		10.92	10
L	0.115	0.160	2.93	4.06	9
<u>N</u>	-	20	2	Ď.	11

92CS-39900

92CS-39901


92CS-39997

388

2591 C-10

Dual-In-Line Plastic Packages T-90-20

(E) Sulfix (JEDEC MS-001-AF) 24-Lead Dual-In-Line Plastic Package



SYMBOL	INC	CHES	MILLIM	ETERS	
STMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
A	-	0.210		5.33	9
At	0.015	-	0.39	- 1	9
A2	0.115	0.195	2.93	4.95	1
8	0.014	0.022	0.356	0.558	
B ₁	0.045	0.070	1.15	1.77	3
c	0.008	0.015	0.204	0.381	
D	1.125	1.275	28.6	32.3	4
D ₁	0.005		0.13		12
E	0.300	0.325	7.62	8.25	5
E1	0.240	0.280	6.10	7.11	6, 7
•	0.10	0 BSC	2.54	BSC	8
*A	0.30	0 BSC	7.62	BSC	9
*B	-	0.430	-	10.92	- 10
L	0.115	0.160	2.93	4.06	9
N		24	2	4	11

92CS-39943

Notes:

- 1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines, in Section 2.2.
- 2. Protrusions (flash) on the base plane surface shall not exceed 0.010 in. (0.25 mm).
- 3. The dimension shown is for full leads. "Haif" leads are optional at lead positions

$$1, N, \frac{N}{2} \frac{N}{2} + 1.$$

- Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 in. (0.25 mm).
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- 6. Dimension E1 does not include mold flash or protrusions.
- 7. Package body and leads shall be symmetrical around

center line shown in end view.

- Lead spacing e shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within 0.010 in. (0.25 mm) diameter for dimension e_A.
- eg is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- 11. N is the maximum number of lead positions,
- Dimension D₁ at the left end of the package must equal dimension D₁ at the right end of the package within 0.030 in. (0.76 mm).
- For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the interal and longitudinal package centerlines.



<u>-9</u>-

ŧ

4 .25 (.010) @B @

SEATING PLANE

92CS-38924R2

92CS-38926R2

Dimensional Outlines _

Dual-In-Line Small-Outline Plastic Packages

NOTES:

- 1. Refer to applicable symbol list.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. "D" is a reference datum.
- 4. "A" and "B" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (0.006 in.).
- 5. The chamfer on the body is optional. If it is not present. a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Controlling dimensions: MILLIMETERS.

M Suffix (JEDEC MS-012AB)

14-Lead Dual-In-Line Small-Outline (SO) Package

.25 (.010) @0 8 5 4 5

BYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	NUIES
A	0.0532	0.0688	1.35	1.75	
A1	0.0040	0.0098	0.10	0.25	
8	0.0138	0.020	0.35	0.508	
C	0.0075	0.0098	0.19	0.25	1
D	0.3367	0.3444	8.55	8.75	4
E	0.1497	0.1574	3.80	4.00	4
•	0.050 BSC		1.27 BSC		
н	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		14		7
æ	0 0	8°	0°	8°	

Notes: 1, 2, 3, 6, 9

M Suffix (JEDEC MS-013AC)

20-Lead Dual-In-Line Small-Outline (SO) Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	NOTES
A	0.0926	0.1043	2.35	2.65	
A1	0.0040	0.0118	0.10	0.30	1
B	0.0138	0.020	0.35	0.508	[
С	0.0091	0.0125	0.23	0.32	
D	0.4961	0.5118	12.60	13.00	4
E	0.2914	0.2992	7.40	7.60	4
•	0.050 BSC		1.27 BSC		
н	0.394	0.419	10.00	10.65	
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	20		20		7
œ	0°	8°	0*	8°	

Notes: 1, 2, 3, 8, 9

390

M Suffix (JEDEC MS-012AC) 16-Lead Dual-In-Line Small-Outline (SO) Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	NOTES
A	0.0532	0.0688	1.35	1.75	1
A ₁	0.0040	0.0098	0.10	0.25	
B	0.0138	0.020	0.35	0.508	
C	0.0075	0.0098	0.19	0.25	· · ·
D	0.3859	0.3937	9.80	10.00	4
E	0.1497	0.1574	3.80	4.00	4
۰.	0.050 BSC		1.27 BSC		
н	0.2284	0.2440	5.80	6.20	
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7 :
œ	0°	8*	0°	8°	

92CS-38925R2

T-90-20

M Suffix (JEDEC MS-013AD) 24-Lead Dual-In-Line Small-Outline (SO) Package

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN.	MAX.	MIN.	MAX.	NULES
A	0.0926	0.1043	2.35	2.65	
A ₁ .	0.0040	0.0118	0.10	0.30	1
B	0.0138	0.020	0.35	0.508	
С	0.0091	0.0125	0.23	0.32	
D	0.5985	0.6141	15.20	15.60	4
E	0.2914	0.2992	7.40	7.80	4
•	0.050 BSC		1.27 BSC		
н	0.394	0.419	10.00	10.65	1
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		24		1.7
œ	0°	8°	0*	8.	

92CS-39037B2

C-12