## SN54ABT652A, SN74ABT652A OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS <br> SCBS072F - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art EPIC-IIBTM BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical Volp (Output Ground Bounce) $<1 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- High-Drive Outputs ( $-32-\mathrm{mA} \mathrm{IOH}_{\mathrm{OH}}, 64-\mathrm{mA} \mathrm{IOL}^{\text {) }}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


## description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and $\overline{O E B A}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select either real-time or stored data for transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652A.
SN54ABT652A ... JT OR W PACKAGE SN74ABT652A . . . DB, DW, NT, OR PW PACKAGE (TOP VIEW)

| CLKAB | 1 | $\checkmark_{24}$ | $]^{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: |
| SAB | 2 | 23 | CLKBA |
| OEAB | 3 | 22 | SBA |
| A1 | 4 | 21 | $\overline{\text { OEBA }}$ |
| A2 | 5 | 20 | B1 |
| A3 | 6 | 19 | B2 |
| A4 | 7 | 18 | B3 |
| A5 | 8 | 17 | B4 |
| A6 | 9 | 16 | B5 |
| A7 | 10 | 15 | B6 |
| A8 | 11 | 14 | B7 |
| GND [ | 12 | 13 | B8 |

SN54ABT652A . . FK PACKAGE (TOP VIEW)


NC - No internal connection

Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OEBA}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver ( $B$ to $A$ ). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver ( A to B ).

## description (continued)

The SN54ABT652A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABT652A is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O $\dagger$ |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | $\overline{\text { OEBA }}$ | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store $A$ and $B$ data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified $\ddagger$ | Store A, hold B |
| H | H | $\uparrow$ | $\uparrow$ | X $\ddagger$ | X | Input | Output | Store A in both registers |
| L | X | H or L | $\uparrow$ | X | X | Unspecified $\ddagger$ | Input | Hold A, store B |
| L | L | $\uparrow$ | $\uparrow$ | X | X $\ddagger$ | Output | Input | Store B in both registers |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| H | H | X | X | L | X | Input | Output | Real-time $A$ data to $B$ bus |
| H | H | H or L | X | H | X | Input | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored $A$ data to $B$ bus and stored $B$ data to $A$ bus |

$\dagger$ The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or $\overline{\mathrm{OEBA}}$. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.
$\ddagger$ Select control = L; clocks can occur simultaneously.
Select control $=\mathrm{H}$; clocks must be staggered to load both registers.


Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.
Figure 1. Bus-Management Functions
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.
logic diagram (positive logic)


Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\mathrm{CC}} \\
& -0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Input voltage range, } \mathrm{V}_{\mathrm{I}} \text { (except I/O ports) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Current into any output in the low state, } \mathrm{I}_{\mathrm{O}} \text { : SN54ABT652A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 96 \mathrm{~mA} \\
& \text { SN74ABT652A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 128 \text { mA } \\
& \text { Input clamp current, } \mathrm{I}_{\mathrm{IK}}\left(\mathrm{~V}_{\mathrm{I}}<0\right) \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-18 \mathrm{~mA} \\
& \text { Output clamp current, } \mathrm{I}_{\mathrm{OK}}\left(\mathrm{~V}_{\mathrm{O}}<0\right) \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-50 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{J A} \text { (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 104^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 81^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { NT package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 67^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 120^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { Storage temperature range, } \mathrm{T}_{\text {stg }} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
& \dagger \text { Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and } \\
& \text { functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not } \\
& \text { implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. } \\
& \text { NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. } \\
& \text { 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, } \\
& \text { which use a trace length of zero. }
\end{aligned}
$$

recommended operating conditions (see Note 3)

|  |  |  | SN54AB | 652A | SN74A | 652A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | High-level output current |  |  | -24 |  | -32 | mA |
| IOL | Low-level output current |  |  | 48 |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate | Outputs enabled |  | 5 |  | 5 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54ABT652A |  | SN74ABT652A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\dagger$ | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 |  | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.5 |  |  | 2.5 |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 3 |  |  | 3 |  | 3 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 2 |  |  | 2 |  |  |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-32 \mathrm{~mA}$ | $2^{*}$ |  |  |  |  | 2 |  |  |
| VOL |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.55 |  | 0.55 |  |  | V |
|  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  | 0.55* |  |  |  | 0.55 |  |  |
| $\mathrm{V}_{\text {hys }}$ |  |  |  |  | 100 |  |  |  |  |  | mV |  |
| I | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
|  | A or B ports |  |  |  |  | $\pm 100$ |  | $\pm 100$ |  | $\pm 100$ |  |  |
| $\mathrm{lozH}^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  |  | 50** |  | 10 |  | 50 | $\mu \mathrm{A}$ |  |
| $\mathrm{l}_{\text {OZL }}{ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  |  | -50 ** |  | -10 |  | -50 | $\mu \mathrm{A}$ |  |
| loff |  | $\mathrm{V}_{\mathrm{CC}}=0, \quad \mathrm{~V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}} \leq 4.5 \mathrm{~V}$ |  | $\pm 100$ |  |  |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| ICEX |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=5.5 \mathrm{~V} \end{aligned}$ | Outputs high |  |  | 50 |  | 50 |  | 50 | $\mu \mathrm{A}$ |  |
| Io§ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA |  |
| ${ }^{\text {I C C }}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{l}^{\mathrm{O}}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | Outputs high | 250 |  |  |  | 250 |  | 250 | $\mu \mathrm{A}$ |  |
|  |  |  | Outputs low | 30 |  |  |  | 30 |  | 30 | mA |  |
|  |  |  | Outputs disabled |  |  | 250 |  | 250 |  | 250 | $\mu \mathrm{A}$ |  |
| ${ }^{1} \mathrm{CCC}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, One input at 3.4 V , Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 1.5 |  |  | 1.5 |  |  | 1.5 | mA |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=2.5 \mathrm{~V}$ or 0.5 V |  | 7 |  |  |  |  |  |  | pF |  |
| $\mathrm{C}_{\text {io }}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ or 0.5 V |  | 12 |  |  |  |  |  |  | pF |  |

* On products compliant to MIL-PRF-38535, this parameter does not apply.
** These limits apply only to the SN74ABT652A.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
$\ddagger$ The parameters $\mathrm{I}_{\mathrm{OZH}}$ and $\mathrm{I}_{\mathrm{OZL}}$ include the input leakage current.
§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
II This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

|  |  | SN54ABT652A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | MIN | MAX |  |
|  |  | MIN | MAX |  |  |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | 0 | 125 | 0 | 125 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$ | 3 |  | 3.5 |  | ns |
| th | Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$ | 1.5 |  | 1.5 |  | ns |

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

|  |  | SN74ABT652A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | MIN | MAX |  |
|  |  | MIN | MAX |  |  |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | 0 | 125 | 0 | 125 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$ | 3 |  | 3 |  | ns |
| th | Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$ | 0 |  | 0 |  | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ABT652A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX |  |
|  |  |  | MIN | TYP | MAX |  |  |  |
| $f_{\text {max }}$ |  |  | 125 | 200 |  | 125 |  | MHz |
| tPLH | CLK | B or A | 2.2 | 4 | 5.1 | 1.7 | 5.9 | ns |
| tPHL |  |  | 1.7 | 4 | 5.1 | 1.7 | 5.9 |  |
| tPLH | A or B | B or A | 1.5 | 3 | 4.8 | 1 | 5 | ns |
| tPHL |  |  | 1.5 | 3.3 | 4.6 | 1 | 5.6 |  |
| tPLH | SAB or SBA $\dagger$ | B or A | 1.5 | 4 | 5.5 | 1.5 | 6.8 | ns |
| tPHL |  |  | 1.5 | 3.6 | 4.9 | 1.5 | 6.2 |  |
| tPZH | $\overline{\text { OEBA }}$ | A | 2 | 3.6 | 5.4 | 2 | 6.8 | ns |
| tPZL |  |  | 3 | 5.7 | 7.7 | 3 | 9.2 |  |
| tPHZ | $\overline{\text { OEBA }}$ | A | 1.5 | 3.2 | 5.8 | 1 | 7.5 | ns |
| tpLZ |  |  | 1.5 | 3 | 4.3 | 1 | 4.6 |  |
| tPZH | OEAB | B | 2 | 4.3 | 6.1 | 2 | 7.8 | ns |
| tPZL |  |  | 3 | 5.5 | 7.4 | 3 | 8.9 |  |
| tPHZ | OEAB | B | 1.5 | 3.3 | 6 | 1 | 8 | ns |
| tPLZ |  |  | 1.5 | 3.4 | 5 | 1.5 | 6.8 |  |

$\dagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74ABT652A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX |  |
|  |  |  | MIN | TYP | MAX |  |  |  |
| $f_{\text {max }}$ |  |  | 125 | 200 |  | 125 |  | MHz |
| tplH | CLK | B or A | 2.2 | 4 | 5.1 | 2.2 | 5.6 | ns |
| tPHL |  |  | 1.7 | 4 | 5.1 | 1.7 | 5.6 |  |
| tPLH | A or B | B or A | 1.5 | 3 | 4.3 | 1.5 | 4.8 | ns |
| tPHL |  |  | 1.5 | 3.3 | 4.6 | 1.5 | 5.4 |  |
| tPLH | SAB or SBA $\dagger$ | B or A | 1.5 | 4 | 5.1 | 1.5 | 6.5 | ns |
| tPHL |  |  | 1.5 | 3.6 | 4.9 | 1.5 | 5.9 |  |
| tPZH | $\overline{\text { OEBA }}$ | A | 2 | 3.6 | 4.6 | 2 | 5.8 | ns |
| tPZL |  |  | 3 | 5.7 | 6.8 | 3 | 8.5 |  |
| tphz | $\overline{\text { OEBA }}$ | A | 1.5 | 3.2 | 4.5 | 1.5 | 5 | ns |
| tpLZ |  |  | 1.5 | 3 | 3.8 | 1.5 | 4.1 |  |
| tPZH | OEAB | B | 2 | 4.3 | 6.1 | 2 | 6.5 | ns |
| tPZL |  |  | 3 | 5.5 | 6.5 | 3 | 7.4 |  |
| tPHZ | OEAB | B | 1.5 | 3.3 | 4.5 | 1.5 | 5.5 | ns |
| tplZ |  |  | 1.5 | 3.4 | 4.4 | 1.5 | 5.1 |  |

$\dagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| ${ }_{\text {tPLH }} /$ PPHL | Open |
| tPLZ/tPZL | 7 V |
| tPHz/tPZH | Open |



VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9324202Q3A | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962- } \\ & \text { 9324202Q3A } \\ & \text { SNJ54ABT } \\ & \text { 652AFK } \end{aligned}$ | Samples |
| 5962-9324202QKA | ACTIVE | CFP | W | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9324202QK } \\ & \text { A } \\ & \text { SNJ54ABT652AW } \end{aligned}$ | Samples |
| 5962-9324202QLA | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9324202QL } \\ & \text { A } \\ & \text { SNJ54ABT652AJT } \end{aligned}$ | Samples |
| SN74ABT652ADBLE | OBSOLETE | SSOP | DB | 24 |  | TBD | Call TI | Call TI | -40 to 85 |  |  |
| SN74ABT652ADBR | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB652A | Samples |
| SN74ABT652ADBRE4 | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB652A | Samples |
| SN74ABT652ADBRG4 | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AB652A | Samples |
| SN74ABT652ADW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT652A | Samples |
| SN74ABT652ADWE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT652A | Samples |
| SN74ABT652ADWG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT652A | Samples |
| SN74ABT652ADWR | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT652A | Samples |
| SN74ABT652ADWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT652A | Samples |
| SN74ABT652ADWRG4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT652A | Samples |
| SN74ABT652ANT | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74ABT652ANT | Samples |
| SN74ABT652ANTE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74ABT652ANT | Samples |
| SNJ54ABT652AFK | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962- } \\ & 9324202 Q 3 A \end{aligned}$ | Samples |


| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | SNJ54ABT 652AFK |  |
| SNJ54ABT652AJT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N/ A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9324202QL } \\ & \text { A } \\ & \text { SNJ54ABT652AJT } \\ & \hline \end{aligned}$ | Samples |
| SNJ54ABT652AW | ACTIVE | CFP | w | 24 | 1 | TBD | A42 | N/ A for Pkg Type | -55 to 125 | 5962-9324202QK A SNJ54ABT652AW | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2 ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT652A, SN74ABT652A :

- Catalog: SN74ABT652A
- Military: SN54ABT652A

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


## TAPE AND REEL INFORMATION

REEL DIMENSIONS


W1

TAPE AND REEL INFORMATION
*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ABT652ADBR | SSOP | DB | 24 | 2000 | 330.0 | 16.4 | 8.2 | 8.8 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ABT652ADWR | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ABT652ADBR | SSOP | DB | 24 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74ABT652ADWR | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
E. Index point is provided on cap for terminal identification only.

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS-004


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

C The 28 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G24) PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |

