SCBS157A – JANUARY 1991 – REVISED JULY 1994

- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description

The 'ABT543 octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ( $\overline{\text{LEAB}}$  or  $\overline{\text{LEBA}}$ ) and output-enable ( $\overline{\text{OEAB}}$  or  $\overline{\text{OEBA}}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.


LEBA		24	] v <sub>cc</sub>								
OEBA[	2	23	CEBA								
A1[	3	22	] B1								
A2[		21	B2								
A3[	5	20	] B3								
A4[		19	] B4								
A5[		18	] B5								
A6[	8	17	] B6								
A7[	9	16	B7								
A8	10	15	B8								
CEAB	11	14	LEAB								
GND[	12	13	OEAB								

SN54ABT543 . . . JT PACKAGE

SN74ABT543 . . . DB. DW. OR NT PACKAGE

(TOD VIEW)

#### SN54ABT543 . . . FK PACKAGE (TOP VIEW)





To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT543 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT543 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCBS157A - JANUARY 1991 - REVISED JULY 1994


FUNCTION TABLE <sup>†</sup>									
	INPU	OUTPUT							
CEAB	LEAB	OEAB	Α	В					
н	Х	Х	Х	Z					
X	Х	Н	Х	Z					
L	Н	L	Х	в <sub>0</sub> ‡					
L	L	L	L	L					
L	L	L	Н	Н					

.

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established.


## logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.



### logic diagram (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DB, DW, JT, and NT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	$\ldots$ $-0.5$ V to 7 V
Voltage range applied to any output in the high state or power-off s	state, V <sub>O</sub> 0.5 V to 5.5 V
Current into any output in the low state, Io: SN54ABT543	
SN74ABT543	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	DB package 0.65 W
	DW package 1.7 W
	NT package 1.3 W
Storage temperature range	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SCBS157A - JANUARY 1991 - REVISED JULY 1994

### recommended operating conditions (see Note 3)

						SN74ABT543		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage					5.5	V	
VIH	High-level input voltage		2	EN	2		V	
VIL	Low-level input voltage	nput voltage				0.8	V	
VI	Input voltage				0	VCC	V	
ЮН	High-level output current		Č,	-24		-32	mA	
IOL	Low-level output current		200	48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	5		5	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			T <sub>A</sub> = 25°C			SN54ABT543		SN74ABT543			
PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lı = – 18 mA				-1.2		-1.2		-1.2	V
	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5		
N/	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA		3			3		3		V
VOH		I <sub>OH</sub> = -24 mA	A Contraction of the second se	2			2				v
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -32 m/	Ą	2*					2		
		I <sub>OL</sub> = 48 mA				0.55		0.55			V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.55*		N		0.55	V
	V <sub>CC</sub> = 5.5 V,	•	Control inputs			±1		<u>,</u> ±1		±1	•
1j	$V_{I} = V_{CC} \text{ or GND}$		A or B ports			±100		±100		±100	μA
IOZH‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V	•			10§	6	10§		10§	μΑ
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V				-10§	2	-10§		-10§	μΑ
loff	V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} \leq 4.5$	5 V			±100	0			±100	μΑ
ICEX	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V	Outputs high			50	Q	50		50	μΑ
۱ <sub>О</sub> ¶	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-	-50	-100	-180	-50	-180	-50	-180	mA
	V <sub>CC</sub> = 5.5 V,		Outputs high		1	250		250		250	μΑ
ICC		A or B ports	Outputs low		24	34§		34§		34§	mA
			Outputs disabled		0.5	250		250		250	μΑ
$\Delta I_{CC}^{\#}$	$V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci	VI = 2.5 V or 0.5 V Control inputs		Control inputs		4						pF
Cio	V <sub>O</sub> = 2.5 V or 0.5 V		A or B ports		7						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ This data sheet limit may vary among suppliers.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS157A - JANUARY 1991 - REVISED JULY 1994

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =	= 5 V, 25°C	SN54A	BT543 SN74ABT543		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration, LEAB or LEBA low			3.5		3.5	h.	3.5		ns	
	t <sub>su</sub> Setup time	Data before LEAB or LEBA	High	3.5		3.5	N.	3.5		ns
L.			Low	3		3	4	3		
<sup>i</sup> su			High	3.5		3.5		3.5		
		Data before CEAB or CEBA↑	Low	3		3		3		
	Data after LEAB or LEBA↑		1†		O1†		1†			
۲h	t <sub>h</sub> Hold time	Data after CEAB or CEBA↑		1†				1†		ns

<sup>†</sup> This data sheet limit may vary among suppliers.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT543		SN74ABT543		UNIT
	(INFOT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.9	4.4	5.9	1.9		1.9	6.9	200
<sup>t</sup> PHL	AUB	B or A	1.9	4.4	5.9	1.9		1.9	6.9	ns
<sup>t</sup> PLH	LEBA or LEAB	A or B	1.6	4.1	5.6	1.6	N	1.6	6.6	ns
<sup>t</sup> PHL			2.1	4.6	6.1	2.1	VIE	2.1	7.1	115
<sup>t</sup> PZH		A or B	1.4	3.9	5.4	1.4	P.F.	1.4	6.4	
<sup>t</sup> PZL	OEBA or OEAB		2.5	5	6.5	2.5	ζ	2.5	7.5	ns
<sup>t</sup> PHZ	OEBA or OEAB	A as D	2.5†	5.9	7.4	2.5		2.5†	8.4	ns
<sup>t</sup> PLZ	OEBA OF OEAB	A or B	3	5.5	7	03		3	8	115
<sup>t</sup> PZH	CEBA or CEAB	A or B	1.4	3.9	5.4	<b>Q</b> 1.4		1.4	6.4	
<sup>t</sup> PZL			2.5	5	6.5	2.5		2.5	7.5	ns
<sup>t</sup> PHZ		A or P	3.2†	5.9	7.4	3.2†		3.2†	8.4	
<sup>t</sup> PLZ		A or B	3	5.5	7	3		3	8	ns

<sup>†</sup> This data sheet limit may vary among suppliers.



SCBS157A - JANUARY 1991 - REVISED JULY 1994



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated