

Data sheet acquired from Harris Semiconductor SCHS056B – Revised February 2003

CMOS OR Gates

High-Voltage Types (20-Volt Rating)

CD4071B	Quad	2-Input	OR	Gate
CD4072B	Dual	4-Input	OR	Gate
CD4075B	Triple	3-Input	OR	Gate

■ CD4071B, CD4072B, and CD4075B OR gates provide the system designer with direct implementation of the positive-logic OR function and supplement the existing family of CMOS gates. The CD4071, CD4072, and CD4075 types are supplied in 14-lead dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic package (E suffix), 14-lead small-outline package (NSR suffix), 14-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4071 and CD4075 also are supplied in 14-lead small-outline packages (M and M96 suffixes).

CD4071B, CD4072B, CD4075B Types

Features:

- Medium-Speed Operation-tpLH, tpHL = 60 ns (typ.) at VDD = 10 V
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Standardized, symmetrical output characteristics
- Noise margin (over full package temperature
 - range) 1 V at VDD = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


RECOMMENDED OPERATING CONDITIONS


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIV	UNITS	
	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range)	3	18	v

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	vo	VIN	VDD						+25	r	OMITS
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μA
	_	0,10	10	0.5	0.5	15	15	-	0.01	0,5	
	-	0,15	15	1	1	30	30	-	0.01	1	
	-	0,20	20	5	5	150	150	-	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0,36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5	0.05			-	0	0.05	v	
Low-Level, Voi Max.	-	0,10	10	0.05				-	0		0.05
	-	0,15	15	0.05			-	0	0.05		
Output Voltage:		0,5	5	4.95			4.95	5	-		
High-Level, VOH Min.	-	0,10	10	9.95			9.95	10	-		
•0H with	-	0,15	15	14.95			14.95	15	-		
Input Low	0.5, 4.5	1	. 5	1.5			-	_	1.5		
Voltage, VIL Max. Input High	1, 9	_	10	3				1	-	3	v
	1.5,13.5	÷	15	4			. 1		4		
	4.5	١	5	3.5				3.5	-	-	
Voltage,	9		10	7			7	_	-		
VIH Min.	13.5	-	15	11				11		—	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μA








CD4071B, CD4072B, CD4075B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (Tstg)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, input t_r , $t_f = 20$ ns, and CL = 50 pF, RL = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS		ALL TYPES LIMITS		
	· · · · · · · · · · · · · · · · · · ·	V _{DD} VOLTS	TYP.	MAX.	
Propagation Delay Time, ^t PHL ^{, t} PLH		5 10 15	125 60 45	250 120 90	ns
Transition Time, ^t THL ^{, t} TLH		5 10 15	100 50 40	200 100 80	ns
Input Capacitance, CIN	Any Input	1 - 1	5	7.5	pF



3

COMMERCIAL CMOS HIGH VOLTAGE ICS







Fig. 4 - Typical output low (sink) current characteristics.



1 (6,8,13) (4,10,11) (5,9,12) E PROTECTED 9205 - 29114 vss

Fig. 3 - Schematic diagram for CD4071B (1 of 4 identical gates).






Fig. 5 -/ Logic diagram for CD4071B (1 of 4 identical gates).



DUTPUT

CD4071B, CD4072B, CD4075B Types



•INVERTERS 2,3 AND 4 ARE IDENTICAL TO INVERTER 1. Fig. 7 - Schematic diagram for CD4072B (1 of 2 identical gates).




Fig. 9 - Logic diagram for CD4072B (1 of 2 identical gates).








Fig. 11 - Schematic diagram for CD4075B (1 of 3 identical gates).












Fig. 12 — Typical transition time as a function of load capacitance.






Fig. 14 – Typical dyanamic power dissipation as a function of frequency.

CD4071B, CD4072B, CD4075B Types



Chip dimensions and pad layout for CD4071B.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated