



PRELIMINARY DATA

FOUR-BIT UP/DOWN COUNTERS WITH 3-STATE OUTPUTS

DESCRIPTION

The T54LS/T74LS568/569 is designed as programmable up/down BCD; the T54LS/T74LS569 as a Binary counter. Both have 3-state outputs to be used in bus organised system. All functions (except for output enable (OE) and synchronous clear (ACLR) occur on the positive edge of the clock pulse (CP).

When the \overline{LOAD} input is LOW, the outputs are programmed by the parallel data inputs (A, B, C, D) on the next clock edge. The counters are enabled only when \overline{CEP} and \overline{CET} are LOW and \overline{LOAD} is HIGH.

Direction of the count is controlled by the up/down input (U/D), while HIGH counts up and LOW counts down. High - speed counting and cascading are put into effect by internal look-ahead carry logic and an active LOW ripple carry output (RCO). On the LS568 during up-count the RCO is LOW at binary 9 and during down-count it is LOW at binary 0. On the LS569 during up-count the RCO is LOW at binary 15 and during down-count it is LOW at binary 0. During normal cascading operation RCO connected to the succeeding block at \overline{CET} is the only requisite. When counting and when RCO is LOW, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset asynchronous clear (ACLR) and synchronous clear (SCLR). When in a HIGH state, the output control (OE) input forces the counter output into a HIGH impedance state and when LOW, the counter outputs are enabled.

B1
Plastic Package

D1/D2
Ceramic Package

M1
Micro Package

C1
Plastic Chip Carrier

ORDERING NUMBERS:
 T54LSXXX D2 T74LSXXX C1
 T74LSXXX D1 T74LSXXX M1
 T74LSXXX B1

PIN CONNECTION (top view)


DUAL IN LINE

1 U/D 20 Vcc
 2 CP 19 RCO
 3 A 18 CCO
 4 b 17 OE
 5 k 16 Y_A
 6 b 15 Y_B
 7 CEP 14 Y_C
 8 ACLR 13 Y_D
 9 SCLR 12 CET

CHIP CARRIER

1 A 20 Vcc
 2 EP 19 RCO
 3 U/D 18 CCO
 4 b 17 OE
 5 k 16 Y_A
 6 b 15 Y_B
 7 CEP 14 Y_C
 8 ACLR 13 Y_D
 9 SCLR 12 CET
 10 GND 11 LOAD

NC = No Internal Connection



FUNCTION TABLE

INPUTS												OUTPUTS						
CP	D	C	B	A	LOAD	CET	CEP	V/D	ACLR	SCLR	OE	RCO	CCO	Y _D	Y _C	Y _B	Y _A	
↑	X	X	X	X	H	L	L	H	H	H	L	A/R	A/R	(Q _T -CP)-1				Count Up
↑	X	X	X	X	H	L	L	L	H	H	L	A/R	A/R	(Q _T -CP)-1				Count Down
↑	X	X	X	X	H	H	X	X	H	H	L	H	H	NC	NC	NC	NC	Count Inhibit
↑	X	X	X	X	H	L	H	X	H	H	L	A/R	A/R	NC	NC	NC	NC	Count Inhibit
⌊	X	X	X	X	X	L	L	H	H	H	L	L	⌊	H	H	H	H	Overflow (LS569)
↑	X	X	X	X	X	L	H	H	H	H	L	L	H	H	H	H	H	Overflow (LS569)
⌊	X	X	X	X	X	L	L	H	H	H	L	L	⌊	H	L	L	H	Overflow (LS568)
↑	X	X	X	X	X	L	H	H	H	H	L	L	H	H	L	L	H	Overflow (LS568)
↑	X	X	X	X	X	H	X	H	H	H	L	H	H	H	H	H	H	Overflow Inhibit (LS569)
↑	X	X	X	X	X	H	X	H	H	H	L	H	H	H	L	L	H	Overflow Inhibit (LS568)
⌊	X	X	X	X	X	L	L	L	H	H	L	L	⌊	L	L	L	L	Underflow
↑	X	X	X	X	X	L	H	L	H	H	L	L	⌊	L	L	L	L	Underflow
↑	X	X	X	X	X	H	X	L	H	H	L	H	H	L	L	L	L	Underflow inhibit
↑	L	H	L	H	L	X	X	X	H	H	L	H	H	L	H	L	H	Load Example
↑	X	X	X	X	X	X	X	H	H	L	L	H	H	L	L	L	L	Clear (Synchronous)
⌊	X	X	X	X	X	L	L	L	H	L	L	L	⌊	L	L	L	L	Clear (Synchronous)
↑	X	X	X	X	X	L	H	L	H	L	L	L	H	L	L	L	L	Clear (Synchronous)
↑	X	X	X	X	X	H	X	L	H	L	L	H	H	L	L	L	L	Clear (Synchronous)
X	X	X	X	X	X	X	X	H	L	X	L	H	H	L	L	L	L	Asynchronous Clear
⌊	X	X	X	X	X	L	L	L	L	X	L	L	⌊	L	L	L	L	Asynchronous Clear
X	X	X	X	X	X	L	H	L	L	X	L	L	H	L	L	L	L	Asynchronous Clear
X	X	X	X	X	X	H	X	L	L	X	L	H	H	L	L	L	L	Asynchronous Clear
X	X	X	X	X	X	X	X	X	X	X	H	X	X					Output Disabled

(Q_T-CP) = Output state prior to clock edge
 NC = No change

A/R = Assumes required output state:
 High except during Overflow and Underflow

X = Don't Care

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
V _I	Input Voltage, Applied to Input	-0.5 to 15	V
V _O	Output Voltage, Applied to Output	0 to 10	V
I _I	Input Current, Into Inputs	-30 to 5	mA
I _O	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS568/569D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS568/569XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.



LOGIC DIAGRAMS



DEFINITION OF FUNCTIONAL TERMS

A, B, C, D The four programmable data inputs.

$\overline{\text{CEP}}$ Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. $\overline{\text{CEP}}$ must be LOW to count.

$\overline{\text{CET}}$ Count Enable Trickie. Enables the ripple carry output for cascaded operation. Must be LOW to count.

CP Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock.

$\overline{\text{LOAD}}$ Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.

$\text{U}/\overline{\text{D}}$ Up/Down Count Contro HIGH counts up and LOW counts down.

$\overline{\text{ACLR}}$ Asynchronous Clear, Master reset of counters to zero when $\overline{\text{ACLR}}$ is LOW, independent of the clock.

$\overline{\text{SCLR}}$ Synchronous clear of counters to zero on the next clock edge when $\overline{\text{SCLR}}$ is LOW.


$\overline{\text{OE}}$ A HIGH on the output contro sets the four counter outputs in the high impedance, and a LOW, enables the output.

$\text{Y}_A, \text{Y}_B, \text{Y}_C, \text{Y}_D$ The Four counter outputs.

$\overline{\text{RCO}}$ Ripple Carry Output. Output will be LOW on the maximum count on up-count. Up down-count. $\overline{\text{RCO}}$ is LOW at 0000.

CCO Clock Carry Output. While counting and $\overline{\text{RCO}}$ is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

Low-Power Schottky Input/Output
Current Interface Conditions



SC-0161

Note: Actual current flow direction shown.



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


Symbol	Parameter		Limits			Test Conditions (Note 1)		Units
			Min.	Typ.	Max.			
V _{IH}	Input HIGH Voltage		2.0			Guaranteed input HIGH Voltage for all Inputs		V
V _{IL}	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs		V
		74			0.8			
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V _{CC} = MIN, I _{IN} = -18mA		V
V _{OH}	Output HIGH Voltage RCO, CCO	54	2.4	3.4		V _{CC} = MIN, I _{OH} = -400μA, V _{IN} = V _{IH} or V _{IL} per Truth Table		V
		74	2.4	3.1				
		54	2.5	3.5				
		74	2.7	3.5				
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12mA	V _{CC} = MIN, V _{IN} = V _{IL} or V _{IH} per Truth Table	V
		74		0.35	0.5	I _{OL} = 24mA		
I _{OZH}	Output Off Current HIGH				20	V _{CC} = MAX, V _O = 2.7V		μA
I _{OZL}	Output Off Current LOW				-20	V _{CC} = MAX, V _O = 2.4V		μA
I _{IH}	Input HIGH Current				20	V _{CC} = MAX, V _{IN} = 2.7V V _{CC} = MAX, V _{IN} = 7.0V		μA mA
					0.1			
I _{IL}	Input LOW Current	Others CET			-0.4	V _{CC} = MAX, V _{IN} = 0.4V		mA
					-0.8			
I _{OS}	Output Short Circuit Current (Note 2) RCO, CCO Others					V _{CC} = MAX, V _{OUT} = 0V		mA
		-20			-100			
		-30			-130			
I _{CC}	Power Supply Current 3-State				43	V _{CC} = MAX		mA

AC CHARACTERISTICS: T_A = 25°C

Symbol	Parameter		Limits			Test Conditions		Units
			Min.	Typ.	Max.			
t _W	Clock Pulse Width		30			V _{CC} = 5.0V		ns
t _s	Set-up Time, A, B, C, D		20					ns
t _s	Set-up Time, $\overline{\text{SCRL}}$		20					ns
t _s	Set-up Time, $\overline{\text{LOAD}}$		30					ns
t _s	Set-up Time, U/ $\overline{\text{D}}$		50					ns
t _s	Set-up Time, $\overline{\text{CET}}$, $\overline{\text{CEP}}$		32					ns
t _h	Hold Time, Any Inputs		0					ns

Notes:

- 1) For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at V_{CC} = 5.0V, T_A = 25°C



AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
f_{MAX}	Maximum Toggle Frequency	25			$V_{CC} = 5.0V$ $C_L = 15pF$	MHz
t_{PLH} t_{PHL}	Propagation Delay Clock to Q		15 23	24 35		ns
t_{PLH} t_{PHL}	Propagation Delay CET to RCO		14 14	24 24		ns
t_{PLH} t_{PHL}	Propagation Delay U/D to RCO		20 15	30 24		ns
t_{PLH} t_{PHL}	Propagation Delay Clock to RCO		25 26	40 40		ns
t_{PLH} t_{PHL}	Propagation Delay CET or CEP to CCO		12 20	20 30		ns
t_{PLH} t_{PHL}	Propagation Delay Clock to CCO		17 26	27 40		ns
t_{PLH} t_{PHL}	Propagation Delay ACLR to Q		21 21	32 32		ns
t_{PZH} t_{PLZ}	Output Enable Time		10 17	16 24		ns
t_{PHZ} t_{PLZ}	Output Disable Time		20 17	25 27		$C_L = 5.0pF$ ns

MICROPROGRAMMABLE DUAL-EVENT 8-BIT COUNTERS

