


SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCLS178C – MARCH 1984 – REVISED MARCH 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- Low Power Consumption, 80- μ A Max I_{CC}
- Typical $t_{pd} = 12$ ns
- ± 6 -mA Output Drive at 5 V
- Low Input Current of 1 μ A Max
- Inputs Are TTL-Voltage Compatible
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads

SN54HCT646 . . . JT OR W PACKAGE
SN74HCT646 . . . DW OR NT PACKAGE
(TOP VIEW)



SN54HCT646 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

The 'HCT646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HCT646 devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either or both registers.

ORDERING INFORMATION

| T _A | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|---------------|-----------------------|------------------|
| -40°C to 85°C | PDIP – NT | Tube | SN74HCT646NT | SN74HCT646NT |
| | SOIC – DW | Tube | SN74HCT646DW | HCT646 |
| | | Tape and reel | SN74HCT646DWR | |
| -55°C to 125°C | CDIP – JT | Tube | SNJ54HCT646JT | SNJ54HCT646JT |
| | CFP – W | Tube | SNJ54HCT646W | SNJ54HCT646W |
| | LCCC – FK | Tube | SNJ54HCT646FK | SNJ54HCT646FK |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C – MARCH 1984 – REVISED MARCH 2003

description/ordering information (continued)

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is active (low). In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE


| INPUTS | | | | | | DATA I/O | | OPERATION OR FUNCTION |
|-----------------|-----|--------|--------|-----|-----|----------------|----------------|---------------------------|
| \overline{OE} | DIR | CLKAB | CLKBA | SAB | SBA | A1–A8 | B1–B8 | |
| X | X | ↑ | X | X | X | Input | Unspecified† | Store A, B unspecified† |
| X | X | X | ↑ | X | X | Unspecified† | Input | Store B, A unspecified† |
| H | X | ↑ | ↑ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input disabled | Input disabled | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| L | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| L | H | H or L | X | H | X | Input | Output | Stored A data to B bus |

† The data-output functions can be enabled or disabled by various signals at \overline{OE} and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C – MARCH 1984 – REVISED MARCH 2003




Pin numbers shown are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions

SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C – MARCH 1984 – REVISED MARCH 2003

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1) | ± 20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ± 35 mA |
| Continuous current through V_{CC} or GND | ± 70 mA |
| Package thermal impedance, θ_{JA} (see Note 2): DW package | 46°C/W |
| (see Note 3): NT package | 67°C/W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The package thermal impedance is calculated in accordance with JESD 51-7.
 3. The package thermal impedance is calculated in accordance with JESD 51-3.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C – MARCH 1984 – REVISED MARCH 2003

recommended operating conditions (see Note 4)

| | | SN54HCT646 | | | SN74HCT646 | | | UNIT |
|-----------------|---------------------------------------|----------------------------------|-----|-----|-----------------|-----|-----|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| V _{IH} | High-level input voltage | V _{CC} = 4.5 V to 5.5 V | | | 2 | | | V |
| V _{IL} | Low-level input voltage | V _{CC} = 4.5 V to 5.5 V | | | 0.8 | | | V |
| V _I | Input voltage | 0 | | | V _{CC} | | | V |
| V _O | Output voltage | 0 | | | V _{CC} | | | V |
| t _t | Input transition (rise and fall) time | 500 | | | 500 | | | ns |
| T _A | Operating free-air temperature | -55 | | | 125 | | | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | V _{CC} | T _A = 25°C | | SN54HCT646 | | SN74HCT646 | | UNIT |
|--------------------|---|--|-------------------|-----------------|-----------------------|-------|------------|-----|------------|-----|------|
| | | | | | MIN | TYP | MAX | MIN | MAX | MIN | |
| V _{OH} | V _I = V _{IH} or V _{IL} | I _{OH} = -20 μA I _{OH} = -6 mA | 4.5 V | 4.4 | 4.499 | 4.4 | 4.4 | V | | | |
| | | | | 3.98 | 4.3 | 3.7 | 3.84 | | | | |
| V _{OL} | V _I = V _{IH} or V _{IL} | I _{OL} = 20 μA I _{OL} = 6 mA | 4.5 V | 0.001 | 0.1 | 0.1 | 0.1 | V | | | |
| | | | | 0.17 | 0.26 | 0.4 | 0.33 | | | | |
| I _I | Control inputs | V _I = V _{CC} or 0 | 5.5 V | ±0.1 | ±100 | ±1000 | ±1000 | nA | | | |
| I _{OZ} | A or B | V _O = V _{CC} or 0 | 5.5 V | ±0.01 | ±0.5 | ±10 | ±5 | μA | | | |
| I _{CC} | | V _I = V _{CC} or 0, I _O = 0 | 5.5 V | 8 | | 160 | 80 | μA | | | |
| ΔI _{CC} † | | One input at 0.5 V or 2.4 V, Other inputs at 0 or V _{CC} | 5.5 V | 1.4 | 2.4 | 3 | 2.9 | mA | | | |
| C _i | Control inputs | | 4.5 V to 5.5 V | 3 | 10 | 10 | 10 | pF | | | |

† This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | | V _{CC} | T _A = 25°C | | SN54HCT646 | | SN74HCT646 | | UNIT |
|--------------------|--|-----------------|-----------------------|-----|------------|-----|------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | 4.5 V | 31 | | 22 | | 27 | | MHz |
| | | 5.5 V | 36 | | 24 | | 29 | | |
| t _w | Pulse duration, CLKBA or CLKAB high or low | 4.5 V | 16 | | 23 | | 19 | | ns |
| | | 5.5 V | 14 | | 21 | | 17 | | |
| t _{su} | Setup time, A before CLKAB↑ or B before CLKBA↑ | 4.5 V | 20 | | 30 | | 25 | | ns |
| | | 5.5 V | 18 | | 27 | | 23 | | |
| t _h | Hold time, A after CLKAB↑ or B after CLKBA↑ | 4.5 V | 5 | | 5 | | 5 | | ns |
| | | 5.5 V | 5 | | 5 | | 5 | | |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C – MARCH 1984 – REVISED MARCH 2003

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | T _A = 25°C | | | SN54HCT646 | | SN74HCT646 | | UNIT |
|------------------|-----------------|-------------|-----------------|-----------------------|-----|-----|------------|-----|------------|-----|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 4.5 V | 31 | 54 | | 22 | | 27 | MHz | |
| | | | 5.5 V | 36 | 64 | | 24 | | 29 | | |
| t _{pd} | CLKBA or CLKAB | A or B | 4.5 V | | 18 | 36 | | 54 | | 45 | ns |
| | | | 5.5 V | | 16 | 32 | | 49 | | 41 | |
| | A or B | B or A | 4.5 V | | 14 | 27 | | 41 | | 34 | |
| | | | 5.5 V | | 12 | 24 | | 37 | | 31 | |
| | SBA or SAB† | A or B | 4.5 V | | 20 | 38 | | 57 | | 48 | |
| | | | 5.5 V | | 17 | 34 | | 51 | | 43 | |
| t _{en} | \overline{OE} | A or B | 4.5 V | | 25 | 49 | | 74 | | 61 | ns |
| | | | 5.5 V | | 22 | 44 | | 67 | | 55 | |
| t _{dis} | \overline{OE} | A or B | 4.5 V | | 25 | 49 | | 74 | | 61 | ns |
| | | | 5.5 V | | 22 | 44 | | 67 | | 55 | |
| t _{en} | DIR | A or B | 4.5 V | | 25 | 49 | | 74 | | 61 | ns |
| | | | 5.5 V | | 22 | 44 | | 67 | | 55 | |
| t _{dis} | DIR | A or B | 4.5 V | | 25 | 49 | | 74 | | 61 | ns |
| | | | 5.5 V | | 22 | 44 | | 67 | | 55 | |
| t _t | | Any | 4.5 V | | 9 | 12 | | 18 | | 15 | ns |
| | | | 5.5 V | | 7 | 11 | | 16 | | 14 | |

† These parameters are measured with the internal output state of the storage register opposite that of the bus input.

switching characteristics over recommended operating free-air temperature range, $C_L = 150$ pF (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | T _A = 25°C | | | SN54HCT646 | | SN74HCT646 | | UNIT |
|-----------------|-----------------|-------------|-----------------|-----------------------|-----|-----|------------|-----|------------|-----|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | CLKBA or CLKAB | A or B | 4.5 V | | 24 | 53 | | 80 | | 66 | ns |
| | | | 5.5 V | | 22 | 47 | | 52 | | 60 | |
| | A or B | B or A | 4.5 V | | 22 | 44 | | 67 | | 55 | |
| | | | 5.5 V | | 20 | 39 | | 60 | | 50 | |
| | SBA or SAB† | A or B | 4.5 V | | 26 | 55 | | 83 | | 69 | |
| | | | 5.5 V | | 24 | 49 | | 74 | | 62 | |
| t _{en} | \overline{OE} | A or B | 4.5 V | | 33 | 66 | | 100 | | 87 | ns |
| | | | 5.5 V | | 22 | 59 | | 90 | | 74 | |
| | DIR | A or B | 4.5 V | | 33 | 66 | | 100 | | 87 | |
| | | | 5.5 V | | 22 | 59 | | 90 | | 74 | |
| t _t | | Any | 4.5 V | | 17 | 42 | | 63 | | 53 | ns |
| | | | 5.5 V | | 14 | 38 | | 57 | | 48 | |

† These parameters are measured with the internal output state of the storage register opposite that of the bus input.

operating characteristics, T_A = 25°C

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|---|-----------------|-----|------|
| C _{pd} Power dissipation capacitance | No load | 50 | pF |


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C – MARCH 1984 – REVISED MARCH 2003

PARAMETER MEASUREMENT INFORMATION



| PARAMETER | R_L | C_L | S1 | S2 |
|-------------------|--------------|-----------------|--------|--------|
| t_{en} | 1 k Ω | 50 pF or 150 pF | Open | Closed |
| | | | Closed | Open |
| t_{dis} | 1 k Ω | 50 pF | Open | Closed |
| | | | Closed | Open |
| t_{pd} or t_t | — | 50 pF or 150 pF | Open | Open |



- NOTES:
- A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 - D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PZL} and t_{PZH} are the same as t_{en} .
 - H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



4040000/E 08/01

- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265