
SCLS340B - MARCH 1996 - REVISED MARCH 2003

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}




	_		
P > Q [1	\bigcup_{20}] v _{cc}
P0 [2	19] <u>P = Q</u>
	3	18] Q7
P1 [4	17] P7
Q1 [5	16] Q6
P2 [6	15] P6
Q2 [7	14] Q5
P3 [13] P5
Q3 [9	12] Q4
	10	11] P4

Low Input Current of 1 μ A Max Compare Two 8-Bit Words

Typical t_{pd} = 22 ns

 \pm 4-mA Output Drive at 5 V



description/ordering information

These magnitude comparators perform comparisons of two 8-bit binary or BCD words. These devices provide
$\overline{P} = Q$ and $\overline{P} > Q$ outputs.

	TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING						
		PDIP – N	Tube	SN74HC684N	SN74HC684N						
	–40°C to 85°C	SOIC - DW	Tube	SN74HC684DW	HC684						
		30IC - DW	Tape and reel	SN74HC684DWR	HC004						
		CDIP – J	Tube	SNJ54HC684J	SNJ54HC684J						
	–55°C to 125°C	CFP – W	Tube	SNJ54HC684W	SNJ54HC684W						
		LCCC – FK	Tube	SNJ54HC684FK	SNJ54HC684FK						

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

DATA	OUTPUTS					
INPUTS P, Q	$\overline{P = Q}$	<u>P > Q</u>				
P = Q	L	Н				
P > Q	н	L				
P < Q	н	Н				
The P < Q	function	can be				

generated by applying $\overline{P} = Q$ and $\overline{P} > Q$ to a 2-input NAND gate.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCLS340B - MARCH 1996 - REVISED MARCH 2003

logic diagram (positive logic)





SCLS340B - MARCH 1996 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2): DW package	$\begin{array}{c} -0.5 \ \text{V to 7 V} \\ \dots -0.5 \ \text{V to V}_{\text{CC}} + 0.5 \ \text{V} \\ \dots \pm 20 \ \text{mA} \\ \dots \pm 20 \ \text{mA} \\ \dots \pm 25 \ \text{mA} \\ \dots \pm 50 \ \text{mA} \\ \dots 58^{\circ}\text{C/W} \end{array}$
N package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN	SN54HC684		SN	174HC68	34	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		VCC = 6 V	4.2		W	4.2				
		$V_{CC} = 2 V$		2	0.5			0.5		
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35				1.35	V	
		VCC = 6 V		5	1.8			1.8		
VI	Input voltage		0	50	VCC	0		VCC	V	
Vo	Output voltage		0	Ĩ	VCC	0		VCC	V	
	Input transition (rise and fall) times	V _{CC} = 2 V	Q		1000			1000		
tt		V _{CC} = 4.5 V			500			500	ns	
		VCC = 6 V			400			400		
ТА	Operating free-air temperature		-55		125	-40		85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS340B – MARCH 1996 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vee	Т	A = 25°C	;	SN54F	IC684	SN74HC684		UNIT	
PARAIVIETER	1231 60		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
				2 V	1.9	1.998		1.9		1.9		
		l _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
∨он	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V	
		I _{OH} = -4 mA	4.5 V	3.98	4.30		3.7	W	3.84			
		I _{OH} = -5.2 mA	6 V	5.48	5.80		5.2	N.	5.34			
			2 V		0.002	0.1		0.1		0.1	1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1	, in the second s	0.1		0.1		
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1	γ_{0}	0.1		0.1	V	
		I _{OL} = 4 mA	4.5 V		0.17	0.26	04	0.4		0.33		
		I _{OL} = 5.2 mA	6 V		0.15	0.26	Q	0.4		0.33		
Чн	$V_{I} = V_{CC}$		6 V		0.1	100		1000		1000	nA	
١ _{١L}	$V_{I} = 0$		6 V		-0.1	-100		-1000		-1000	nA	
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	6 V			8		160		80	μA	
Ci			2 V to 6 V		3	10		10		10	pF	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	Т	ן = 25°C	;	SN54HC684	SN74HC684	UNIT
FARAINETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT
		Any	2 V		130	275	413	344	
^t pd	P or Q		4.5 V		26	55	88	69	ns
				6 V		22	47	70	58
			2 V		38	75	\$ 110	95	
t _t A	Any	4.5 V		8	15	8 22	19	ns	
			6 V		6	13	2 19	16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
С	pd Power dissipation capacitance	No load	40	рF



SCLS340B - MARCH 1996 - REVISED MARCH 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns. t_f = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

λbλ

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI003E - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated