SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS148E - DECEMBER 1982 - REVISED JANUARY 2003

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 22 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Bus-Structured Pinout


description/ordering information

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HC574 . . . J OR W PACKAGE SN74HC574 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54HC574 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

ORDERING INFORMATION

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74HC574N	SN74HC574N
	0010 PW	Tube	SN74HC574DW	110574
4000 / 0500	SOIC - DW	Tape and reel	SN74HC574DWR	HC574
-40°C to 85°C	SSOP – DB	Tape and reel	SN74HC574DBR	HC574
	SOP - NS	Tape and reel	SN74HC574NSR	HC574
	TSSOP – PW Tape and reel		SN74HC574PWR	HC574
	CDIP – J	Tube	SNJ54HC574J	SNJ54HC574J
–55°C to 125°C	CFP – W	Tube	SNJ54HC574W	SNJ54HC574W
	LCCC - FK Tube		SNJ54HC574FK	SNJ54HC574FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS148E - DECEMBER 1982 - REVISED JANUARY 2003

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	X	Χ	Z

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see	ee Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$	c) (see Note 1)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	•	
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 2)		
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{sta}		. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS148E - DECEMBER 1982 - REVISED JANUARY 2003

recommended operating conditions (see Note 3)

			SI	N54HC57	7 4	SN74HC574				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5				
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
		V _{CC} = 2 V			0.5			0.5		
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V	
		VCC = 6 V			1.8			1.8		
٧I	Input voltage		0		VCC	0		VCC	V	
٧o	Output voltage		0		Vcc	0		VCC	V	
		V _{CC} = 2 V			1000			1000		
$\Delta t/\Delta v$	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns	
		V _{CC} = 6 V			400			400		
TA	Operating free-air temperature		-55		125	-40		85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				Т	A = 25°C	;	SN54H	IC574	SN74H	SN74HC574		
PARAMETER	TEST CO	ONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		2 V	1.9	1.998		1.9		1.9				
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4			
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V	
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84			
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34			
			2 V		0.002	0.1		0.1		0.1		
		I _{OL} = 20 μA	$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
V _{OL}	$V_I = V_{IH}$ or V_{IL}		6 V		0.001	0.1		0.1		0.1	V	
		I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33		
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33		
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000	:	±1000	nA	
loz	VO = VCC or 0		6 V		±0.01	±0.5		±10		±5	μΑ	
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ	
C _i			2 V to 6 V		3	10		10		10	pF	

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS **WITH 3-STATE OUTPUTS**

SCLS148E - DECEMBER 1982 - REVISED JANUARY 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				25°C	SN54H	IC574	SN74H	C574	
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V		6		4		5	
fclock	Clock frequency	4.5 V		30		20		24	MHz
		6 V		38		24		28	
	Pulse duration, CLK high or low	2 V	80		120		100		
t _w		4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	100		150		125		
t _{su}	Setup time, data before CLK↑	4.5 V	20		30		25		ns
		6 V	17		26		21		
	Hold time, data after CLK↑	2 V	5		5		5		
th		4.5 V	5		5		5		ns
		6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то		T,	Δ = 25°C	;	SN54H	IC574	SN74H	SN74HC574	
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	11		4		5		
f _{max}			4.5 V	30	36		20		24		MHz
			6 V	36	40		24		28		
			2 V		90	180		270		225	
^t pd	CLK	Any Q	4.5 V		28	36		54		45	ns
			6 V		24	31		46		38	
			2 V		77	150		225		190	
t _{en}	ŌĒ	Any Q	4.5 V		26	30		45		38	ns
			6 V		23	26		38		32	
			2 V		52	150		225		190	
^t dis	ŌĒ	Any Q	4.5 V		24	30		45		38	ns
			6 V		22	26		38		32	
			2 V		28	60		90		75	
t _t		Any Q	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13	

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS148E - DECEMBER 1982 - REVISED JANUARY 2003


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


	FROM	то		T,	գ = 25°C	;	SN54H	C574	SN74H	SN74HC574	
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6					5		
f _{max}			4.5 V	30					24		MHz
			6 V	36					28		
			2 V		105	265		400		330	
t _{pd}	CLK	Any Q	4.5 V		36	53		80		66	ns
,			6 V		31	46		68		57	
			2 V		95	235		355		295	
t _{en}	ŌĒ	Any Q	4.5 V		32	47		71		59	ns
			6 V		28	41		60		51	
			2 V		60	210		315		265	
t _t		Any Q	4.5 V		17	42		63		53	ns
•			6 V		14	36		53		45	


operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	100	pF

PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK

1




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated