- Dual Counters Can Significantly Improve System Densities as Package Count Can be Reduced by 50%
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual 4-bit decade counters in a single package. Each decade counter has individual clock, clear, and set-to-9 inputs. BCD count sequences of any length up to divide-by-100 may be implemented with a single 'HC490. The counters have parallel outputs from each counter stage so that submultiples of the input count frequency are available for system timing signals.

The SN54HC490 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN74HC490 is characterized for operation from  $-40\,^{\circ}\text{C}$  to 85  $^{\circ}\text{C}$ .

#### CLEAR/SET-TO-9 FUNCTION TABLE (EACH COUNTER)


IN	PUTS		ουτ	PUT	
CLEAR	SET-TO-9	QΑ	ΩB	αc	$\sigma_{D}$
н	L	L	L	L	L
L	н	н	L	L	н
L	L		CO	UNT	

H = high level, L = low level.

SN54HC490 . . . J PACKAGE SN74HC490 . . . N PACKAGE (TOP VIEW)

1CLK	1	<b>U</b> 16	□vcc
1CLR	2	15	2CLK
10A [	3	14	2CLR
1SET9	4	13	20A
1Q <sub>B</sub> [	5	12	2SET9
10c [	6	11	20B
1QD [	]7	10	20c
GND [	18	9	20 <sub>D</sub>

SN54HC490 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### BCD COUNT SEQUENCE (EACH COUNTER)

COLUNIT	OUTPUT							
COUNT	$\sigma_{D}$	αc	$\alpha_{\text{B}}$	QA				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
3	L	L	Н	н				
4	L	н	L	L				
5	L	Н	L	н				
6	L	н	Н	L				
7	L	н	н	н				
8	н	L	L	L				
9	<u>Н</u>	L	L_	H_				

Copyright © 1989, Texas Instruments Incorporated


2-447

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Toxas instruments standard werranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

logic symbol†



<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

## logic diagram, each counter (positive logic)



2-448



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

## absolute maximum ratings over operating free-air temperature range†

Supply voltage, VCC	0.5 V to 7 V
Input clamp current, IK (VI < 0 or VI > VCC)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)	± 20 mA
Continuous output current, IO (VO = 0 to VCC)	±25 mA
Continuous current through VCC or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,0 mm (1/10 in) from case 10/100 s. The 10/2004 package 11/10 in Nacobago	260°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package	0C to 1500C
Storage temperature range65	*C to 150 °C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

			SN54HC490		SN74HC490			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcc	Supply voltage		2	5	6	2	5	6	· V
- 00		V <sub>CC</sub> = 2 V	1.5			1.5			
۷ін	IH High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
	/ii Low-level input voltage		0		0.3	0		0.3	
Vii			0		0.9	0		0.9	V
- IL			0		1.2	0	NOM MAX 5 6		
Vi	input voltage		0		Vcc	0		Vcc	V
V <sub>O</sub>			0		Vcc	0		Vcc	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
t <sub>t</sub>	VCC Supply voltage 2 5 6 2   VIH High-level input voltage VCC = 2 V 1.5 1.5   VCC = 4.5 V 3.15 3.15 4.2   VCC = 6 V 4.2 4.2 4.2   VIL Low-level input voltage 0 0.9 0   VCC = 4.5 V 0 0.9 0   VCC = 6 V 0 1.2 0   VCC = 6 V 0 VCC 0   VO Output voltage 0 VCC 0   VCC = 2 V 0 1000 0   VCC = 2 V 0 1000 0   VCC = 2 V 0 1000 0		0		500	0		500	ns
-1			400						
TΛ	Operating free-air temperature		- 55		125	- 40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

T			т	TA = 25°C			1C490	SN74HC490		UNIT
VOH	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
∨он		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH}$ or $V_{IL}$ , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
	1 111 2 12 011	6 V	5.9	5.999		5.9		5.9		V
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.80		5.2		5.34		
	$V_{I} = V_{IH} \text{ or } V_{IL},  I_{OL} = 20 \ \mu\text{A}$	2 V		0.002	0.1		0.1		0.1	
		4.5 V		0.001	0.1		0.1		0.1	
Val		6 V		0.001	0.1	l	0.1		0.1	v
101	VI = VIH or VIL, IQL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	1
Ì	VI = VIH or VIL, IQL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
1,	V <sub>I</sub> = V <sub>CC</sub> or 0	6 V		±0.1	± 100		± 1000		± 1000	nA
lcc	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V	_		8		160	Ī	80	μА
Ci	1 100 - 170	2 to 6 V		3	10		10		10	pF



2-449

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vcc	TA -	25°C	SN54	HC490	SN74	HC490	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub> Clock frequency		2 V	0	6	0	4.2	0	5	
	4.5 V	0	31	0	21	0	25	MHz	
	6 V	0	36	0	25	0	28		
		2 V	80	-	120		100		
tw	Pulse duration, any input	4.5 V	16		24		20		ns
		6 V	14		20		17		
t <sub>su</sub>		2 V	25		25		25		
	Setup time, CLR or set-to-9 inactive	4.5 V	5		5		5		ns
		6 V	5		5		5		

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 pF$ (see Note 1)

PARAMETER	FROM	то		T	= 25	°C	SN54	HC490	SN741	HC490	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP		MIN	MAX	MIN	MAX	UNIT
			2 V	6			4.2	-	5		
f <sub>max</sub>			4.5 V	31			21		25		мн:
		.1	6 V	36			25		28	5 5	
			2 V		50	125	r —	190		155	
	CLK	QΑ	4.5 V		15	25	İ	38	1	31	
			6 V		12	21		32		26	
			2 V		80	185		280		230	
<sup>t</sup> pd	CLK	QB, QD	4.5 V		23	37		56		46	ns
			6 V		18	31		48		39	
			2 V		100	235		355		295	
	CLK	$\alpha_{C}$	4.5 V	}	30	47		71		59	
			6 V		23	40	<u>L</u>	60			
			2 V		60	185		280		230	
<sup>t</sup> PLH	Set-to-9	α <sub>A</sub> , α <sub>D</sub>	4.5 V		19	37		56		46	ns
			6∨	1	16	31	l	48	1	39	
			2 V		54	140		210		175	
i	Set-to-9	QB, QC	4.5 V		18	28	l	42		35	
tPHL		1	∫ 6∨		16	24		36		30	
·rnc		İ	2 V		50	130		195		165	
	Clear	Any	4.5 V	ł	17	26		39		33	
			6∨		15	22		33		28	
			2 V		28	75		110		95	
t <sub>t</sub>		Any	4.5 V		8	15		22		19	ns
			6 V	ļ	6	13		19		16	
<u> </u>	Danner dieni										
C <sub>pd</sub>	rower dissi	pation capacitance	e per counter		No load	i, T <sub>A</sub> =	25 °C		40	0 pF typ	

Note 1: Load circuits and voltage waveforms are shown in Section 1.

