

FAST 74F548

Decoder/Demultiplexer

Octal Decoder/Demultiplexer with Acknowledge
Product Specification

FAST Products

FEATURES

- 3- to 8-line address decoder
- Multiple enables for address extension
- Open-Collector Acknowledge output
- Active-Low Decoder outputs

DESCRIPTION

The 'F548 is a 3- to 8-line address decoder with four Enable inputs. Two of the Enables are active-Low and two are active-High for maximum addressing versatility. Also provided is an active-Low Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

When enabled, the 'F548 accepts the $A_0 - A_2$ address inputs and decodes them to select one of eight active-Low mutually exclusive outputs, as shown in the Decoder Function Table. When one or more Enables is active, all decoder outputs are High. Thus, the 'F548 can be used as a demultiplexer by applying data to one of the Enables.

The Open-Collector Acknowledge (ACK) output is normally High (i.e. OFF) and goes Low when the Enables are all active and either the READ (\overline{RD}) or Write (\overline{WR}) input is Low, as indicated in the Acknowledge Function Table.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F548	6.5ns	14mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F548N
20-Pin Plastic SOL	N74F548D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0 - A_2$	Output select address inputs	1.0/1.0	20 μ A/0.6mA
$\overline{E}_0, \overline{E}_1$	Chip enable inputs (active-Low)	1.0/1.0	20 μ A/0.6mA
E_2, E_3	Chip enable inputs	1.0/1.0	20 μ A/0.6mA
\overline{RD}	Read acknowledge input (active-Low)	1.0/1.0	20 μ A/0.6mA
\overline{WR}	Write acknowledge input (active-Low)	1.0/1.0	20 μ A/0.6mA
$\overline{Q}_0 - \overline{Q}_7$	Decoder outputs (active-Low)	50/33	1mA/20mA
ACK	Open-collector acknowledge output (active-Low)	OC*/33	OC*/20mA

NOTES:


1. One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.
2. *OC = Open-Collector.

PIN CONFIGURATION



March 13, 1987


LOGIC SYMBOL



V_{CC} = Pin 20
GND = Pin 10

6-508


LOGIC SYMBOL (IEEE/IEC)



Decoder/Demultiplexer

FAST 74F548

LOGIC DIAGRAM



FUNCTION TABLE (Decoder)

INPUTS							OUTPUTS							
\bar{E}_0	\bar{E}_1	E ₂	E ₃	A ₂	A ₁	A ₀	\bar{Q}_0	\bar{Q}_1	\bar{Q}_2	\bar{Q}_3	\bar{Q}_4	\bar{Q}_5	\bar{Q}_6	\bar{Q}_7
H	X	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	X	H	H	H	H	H	H	H	H
X	X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	H	L	H	H	H	H	H	H
L	L	H	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	L	H	H	H	H
L	L	H	H	H	L	L	H	H	H	H	H	L	H	H
L	L	H	H	H	H	L	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	L

H = High voltage level
 L = Low voltage level
 X = Don't care

FUNCTION TABLE (Acknowledge)

INPUTS						OUTPUT
\bar{E}_0	\bar{E}_1	E ₂	E ₃	RD	WR	ACK
H	X	X	X	X	X	H
X	H	X	X	X	X	H
X	X	L	X	X	X	H
X	X	X	L	X	X	H
L	L	H	H	L	H	H
L	L	H	H	L	X	L
L	L	H	H	H	X	L

Decoder/Demultiplexer

FAST 74F548

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
V _{OH}	High-level output voltage		ACK only	4.5	V
I _{OH}	High-level output current		Except ACK	-1	mA
I _{OL}	Low-level output current			20	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹	LIMITS			UNIT		
				Min	Typ ²	Max			
I _{OH}	High-level output current	ACK only	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, V _{OH} = MAX			250	μA		
V _{OH}	High-level output voltage	Except ACK	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX	± 10%V _{CC}	2.5		V		
				± 5%V _{CC}	2.7	3.4	V		
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OL} = MAX	± 10%V _{CC}		0.35	0.50	V	
				± 5%V _{CC}		0.35	0.50	V	
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	V	
I _I	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V				100	μA	
I _{IH}	High-level input current		V _{CC} = MAX, V _I = 2.7V				20	μA	
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.5V				-0.6	mA	
I _{OS}	Short-circuit output current ³	Except ACK	V _{CC} = MAX			-60	-150	mA	
I _{CC}	Supply current (total)		V _{CC} = MAX				14	21	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.


Decoder/Demultiplexer

FAST 74F548

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	74F548					UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = +5.0V ± 10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay A _n to \bar{Q}_n	Waveform 3	2.0 4.0	4.5 6.5	8.0 9.5	1.5 4.0	9.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay \bar{E}_0 or \bar{E}_1 to \bar{Q}_n	Waveform 2	2.5 3.5	4.5 5.5	8.5 8.5	2.0 3.0	9.5 9.5	ns
t _{PLH} t _{PHL}	Propagation delay E ₂ or E ₃ to \bar{Q}_n	Waveform 1	4.0 4.0	6.0 6.0	9.5 9.5	3.0 3.5	10.5 10.5	ns
t _{PLH} t _{PHL}	Propagation delay \bar{E}_0 or \bar{E}_1 to \bar{ACK}	Waveform 1	6.5 3.0	9.5 6.0	12.5 9.5	6.5 3.0	13.0 10.5	ns
t _{PLH} t _{PHL}	Propagation delay E ₂ or E ₃ to \bar{ACK}	Waveform 1	8.0 4.0	11.0 7.0	14.0 10.0	8.0 4.0	15.0 11.5	ns
t _{PLH} t _{PHL}	Propagation delay \bar{RD} or \bar{WR} to \bar{ACK}	Waveform 2	5.5 2.5	9.0 5.0	12.0 8.0	5.5 2.5	12.5 8.5	ns


AC WAVEFORMS



Decoder/Demultiplexer

FAST 74F548

TEST CIRCUIT AND WAVEFORMS



WF064715


Test Circuit for Open-Collector and Totem-Pole Outputs

SWITCH POSITION

TEST	SWITCH
Open-Collector	closed
Totem-pole	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



WF064505

$V_M = 1.5V$
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns