

## 54AC/74AC574 • 54ACT/74ACT574 Octal D-Type Flip-Flop with TRI-STATE® Outputs

### General Description


The 'AC/'ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ( $\overline{OE}$ ). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The 'AC/'ACT574 is functionally identical to the 'AC/'ACT374 except for the pinouts.

### Features

- $I_{CC}$  and  $I_{OZ}$  reduced by 50%
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'AC/'ACT374
- TRI-STATE outputs for bus-oriented applications
- Outputs source/sink 24 mA
- 'ACT574 has TTL-compatible inputs
- Standard Military Drawing (SMD)  
— 'ACT574: 5962-89601

### Logic Symbols




Pin Assignment  
for DIP, Flatpak and SOIC

$\overline{OE}$	1	20	$V_{CC}$
$D_0$	2	19	$O_0$
$D_1$	3	18	$O_1$
$D_2$	4	17	$O_2$
$D_3$	5	16	$O_3$
$D_4$	6	15	$O_4$
$D_5$	7	14	$O_5$
$D_6$	8	13	$O_6$
$D_7$	9	12	$O_7$
GND	10	11	CP


### Connection Diagrams

Pin Assignment  
for LCC



TL/F/9910-3

TL/F/9910-2



TL/F/9910-4

Pin Names	Description
$D_0-D_7$	Data Inputs
CP	Clock Pulse Input
$\overline{OE}$	TRI-STATE Output Enable Input
$O_0-O_7$	TRI-STATE Outputs

FACT™ is a trademark of National Semiconductor Corporation.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## Functional Description

The 'AC/'ACT574 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\bar{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When  $\bar{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\bar{OE}$  input does not affect the state of the flip-flops.

**Function Table**

$\bar{OE}$	CP	D	Inputs	Internal	Outputs	Function
			Q	$O_N$		
H	H	L	NC	Z	Hold	
H	H	H	NC	Z	Hold	
H	—	L	L	Z	Load	
H	—	H	H	Z	Load	
L	—	L	L	L	Data Available	
L	—	H	H	H	Data Available	
L	H	L	NC	NC	No Change in Data	
L	H	H	NC	NC	No Change in Data	

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

— = LOW-to-HIGH Transition

NC = No Change

## Logic Diagram



TL/F/9910-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.5V$ to $+7.0V$
DC Input Diode Current ( $I_{IK}$ )	
$V_I = -0.5V$	$-20$ mA
$V_I = V_{CC} + 0.5V$	$+20$ mA
DC Input Voltage ( $V_I$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	$-20$ mA
$V_O = V_{CC} + 0.5V$	$+20$ mA
DC Output Voltage ( $V_O$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 50$ mA
DC $V_{CC}$ or Ground Current Per Output Pin ( $I_{CC}$ or $I_{GND}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature ( $T_J$ )	
CDIP	$175^{\circ}C$
PDIP	$140^{\circ}C$

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ ) (Unless Otherwise Specified) (AC) (ACT)	$2.0V$ to $6.0V$ $4.5V$ to $5.5V$
Input Voltage ( $V_I$ )	$0V$ to $V_{CC}$
Output Voltage ( $V_O$ )	$0V$ to $V_{CC}$
Operating Temperature ( $T_A$ )	
74AC/ACT	$-40^{\circ}C$ to $+85^{\circ}C$
54AC/ACT	$-55^{\circ}C$ to $+125^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 'AC Devices	
$V_{IN}$ from $30\%$ to $70\%$ of $V_{CC}$ $V_{CC}$ @ $3.3V$ , $4.5V$ , $5.5V$	$125$ mV/ns
Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 'ACT Devices	
$V_{IN}$ from $0.8V$ to $2.0V$ $V_{CC}$ @ $4.5V$ , $5.5V$	$125$ mV/ns

## DC Characteristics for 'AC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74AC		54AC	74AC	Units	Conditions
			$T_A = 25^{\circ}C$		$T_A =$ $-55^{\circ}C$ to $+125^{\circ}C$	$T_A =$ $-40^{\circ}C$ to $+85^{\circ}C$		
			Typ	Guaranteed Limits				
$V_{IH}$	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{IL}$	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{OH}$	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.4 3.7 4.7	2.46 3.76 4.76	V	$*V_{IN} = V_{IL}$ or $V_{IH}$ $-12$ mA $I_{OH} = 24$ mA $-24$ mA
$V_{OL}$	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5		0.36 0.36 0.36	0.50 0.50 0.50	0.44 0.44 0.44	V	$*V_{IN} = V_{IL}$ or $V_{IH}$ $12$ mA $I_{OL} = 24$ mA $24$ mA
$I_{IN}$	Maximum Input Leakage Current	5.5		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$	$V_I = V_{CC}, GND$

\*All outputs loaded; thresholds on input associated with output under test.

### DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74AC		54AC	74AC	Units	Conditions
			T <sub>A</sub> = 25°C		T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C		
			Typ	Guaranteed Limits				
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	5.5		±0.25	±5.0	±2.5	μA	V <sub>I</sub> (OE) = V <sub>IL</sub> , V <sub>IH</sub> V <sub>I</sub> = V <sub>CC</sub> , V <sub>GND</sub> V <sub>O</sub> = V <sub>CC</sub> , GND
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V
I <sub>OHD</sub>		5.5			−50	−75	mA	V <sub>OHD</sub> = 3.85V
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

I<sub>CC</sub> for 54AC @ 25°C is identical to 74AC @ 25°C.

### DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	74ACT		54ACT	74ACT	Units	Conditions
			T <sub>A</sub> = 25°C		T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C		
			Typ	Guaranteed Limits				
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> − 0.1V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> − 0.1V
V <sub>OH</sub>	Minimum High Level	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = −50 μA
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OH</sub> −24 mA −24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> 24 mA 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	5.5		±0.25	±5.0	±2.5	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> V <sub>O</sub> = V <sub>CC</sub> , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	V <sub>I</sub> = V <sub>CC</sub> − 2.1V
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V
I <sub>OHD</sub>		5.5			−50	−75	mA	V <sub>OHD</sub> = 3.85V
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I<sub>CC</sub> for 54ACT @ 25°C is identical to 74ACT @ 25°C.

### AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> <sup>*</sup> (V)	74AC			54AC		74AC		Units	
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	3.3 5.0	75 95	112 153		55 85		60 85		MHz	
t <sub>PLH</sub>	Propagation Delay CP to O <sub>n</sub>	3.3 5.0	3.5 2.0	8.5 6.0	13.5 9.5	1.0 1.5	16.5 11.5	3.5 2.0	15.0 11.0	ns	
t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	3.3 5.0	3.5 2.0	7.5 5.5	12.0 8.5	1.0 1.5	15.0 10.5	3.5 2.0	13.5 9.5	ns	
t <sub>PZH</sub>	Output Enable Time	3.3 5.0	2.5 2.0	7.0 5.0	11.0 8.5	1.0 1.5	13.0 9.5	2.5 2.0	12.0 9.0	ns	
t <sub>PZL</sub>	Output Enable Time	3.3 5.0	3.0 2.0	6.5 5.0	10.5 8.0	1.0 1.5	12.5 9.5	3.0 1.5	11.5 9.0	ns	
t <sub>PHZ</sub>	Output Disable Time	3.3 5.0	3.5 2.0	7.5 6.0	12.0 9.5	1.0 1.5	14.0 11.5	2.5 1.5	13.0 10.5	ns	
t <sub>PLZ</sub>	Output Disable Time	3.3 5.0	2.0 1.0	5.5 4.5	9.0 7.5	1.0 1.5	10.5 9.0	1.5 1.0	10.0 8.5	ns	

\*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

### AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> <sup>*</sup> (V)	74AC			54AC		74AC		Units	
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Typ	Guaranteed Minimum							
t <sub>S</sub>	Set-Up Time, HIGH or LOW D <sub>n</sub> to CP	3.3 5.0	0.5 0	2.5 1.5		4.5 3.5		3.0 2.0		ns	
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	3.3 5.0	-0.5 0	1.5 1.5		2.5 2.5		1.5 1.5		ns	
t <sub>W</sub>	CP Pulse Width HIGH or LOW	3.3 5.0	3.5 2.0	6.0 4.0		7.5 5.0		7.0 5.0		ns	

\*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT			54ACT		74ACT		Units	
			T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = - 55°C to + 125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = - 40°C to + 85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
t <sub>MAX</sub>	Maximum Clock Frequency	5.0	100	110		70		85		ns	
t <sub>PLH</sub>	Propagation Delay CP to O <sub>n</sub>	5.0	2.5	7.0	11.0	1.5	13.5	2.0	12.0	ns	
t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	5.0	2.0	6.5	10.0	1.5	12.5	1.5	11.0	ns	
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	6.4	9.5	1.5	11.0	1.5	10.0	ns	
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.0	9.0	1.5	11.0	1.5	10.0	ns	
t <sub>PHZ</sub>	Output Disable Time	5.0	2.0	7.0	10.5	1.5	12.0	1.5	11.5	ns	
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	5.5	8.5	1.5	10.0	1.5	9.0	ns	

\*Voltage Range 5.0 is 5.0V ± 0.5V

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT			54ACT		74ACT		Units	
			T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = - 55°C to + 125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = - 40°C to + 85°C C <sub>L</sub> = 50 pF			
			Typ	Guaranteed Minimum							
t <sub>s</sub>	Set-Up Time, HIGH or LOW D <sub>n</sub> to CP	5.0	1.5	2.5		3.5		2.5		ns	
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	-0.5	1.0		2.0		1.0		ns	
t <sub>w</sub>	CP Pulse Width HIGH or LOW	5.0	2.5	3.0		5.0		4.0		ns	


\*Voltage Range 5.0 is 5.0V ± 0.5V

## Capacitance


Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	V <sub>CC</sub> = 5.0V

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




## Physical Dimensions inches (millimeters)



20 Terminal Ceramic Leadless Chip Carrier (L)  
NS Package Number E20A


E20A (REV D)




20 Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J20A

J20A (REV M)

## Physical Dimensions inches (millimeters) (Continued)




20-Lead Small Outline Integrated Circuit (S)  
NS Package Number M20B



20-Lead Plastic Dual-In-Line Package (P)  
NS Package Number N20B

**Physical Dimensions** inches (millimeters) (Continued)

Lit. # 114680



**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: (1800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Livr-Gargan-Str. 10  
D-82256 Fürstenfeldbruck  
Germany  
Tel: (81-41) 35-0  
Telex: 527649  
Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
Sumitomo Chemical  
Engineering Center  
Bldg. 7F  
1-7-1, Nakase, Mihamachi  
Chiba-City,  
Chiba Prefecture 261  
Tel: (043) 299-2300  
Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductores Do Brazil Ltda.**  
Rue Deputado Lacorda Franco  
120-3A  
Sao Paulo-SP  
Brazil 05418-000  
Tel: (55-11) 212-5066  
Telex: 391-1131931 NSBR BR  
Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty, Ltd.**  
Building 16  
Business Park Drive  
Monash Business Park  
Nottinghill, Melbourne  
Victoria 3168 Australia  
Tel: (3) 558-9999  
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.